summaryrefslogtreecommitdiff
path: root/build
Commit message (Collapse)AuthorAgeFilesLines
* dev(device): implement VirtIORichard Qin2026-01-0119-379/+947
| | | | See dev log for detail
* dev: PILC implementationRichard Qin2025-12-313-0/+0
|
* dev:Refactor Memory Management and Process ManagementRichard Qin2025-12-3124-144/+414
|
* fixed(vm): page allocation errorRichard Qin2025-12-282-0/+0
|
* fixed(proc):Fix the page table mapping error during process forkRichard Qin2025-12-283-0/+0
|
* feat(syscall): implement functional sys_write using copyin for user console ↵Richard Qin2025-12-282-0/+0
| | | | output
* feat(user): add user-space build system and init process to test fork/waitRichard Qin2025-12-288-0/+215
|
* feat(syscall): Implement syscall dispatch and process lifecycle ↵Richard Qin2025-12-289-0/+0
| | | | (exit/wait/sleep)
* feat: Implement the first user program of the lume OSRichard Qin2025-12-277-0/+0
|
* Add the README to provide a detailed explanation of the projectRichard Qin2025-12-142-0/+0
|
* feat: add preemptive scheduling, SBI timer support and FDT parser.Richard Qin2025-12-1310-0/+0
|
* feat:Cooperative MultitaskingRichard Qin2025-12-117-0/+0
|
* feat: Add initial Supervisor Mode Trap HandlerRichard Qin2025-12-105-0/+0
| | | | | | | | | | Implement the initial mechanism for handling traps and exceptions in Supervisor Mode. Set up the stvec Control and Status Register (CSR) to direct all S-Mode Traps (Interrupts and Exceptions) to a unified assembly entry point. Implemented assembly code for saving and restoring the Trap Context (register state). Provides the foundational framework necessary for future Timer Interrupts and System Calls.
* feat: Initial PMM implementationRichard Qin2025-12-099-4/+0
| | | | | | Introduce the foundational Physical Memory Manager (PMM) and restructure the project for modularity. Implemented basic PMM and related memory management headers (mm/pmm.h, mm/vm.h). Updated Makefile and build process to support new modular structure.
* The start of the project -- A MicroDOSRichard Qin2025-12-087-0/+4
feat: Initial bare-metal RISC-V boot with UART