| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | dev(sell): add simple libc and implement shell | Richard Qin | 2026-01-02 | 1 | -0/+2 |
| | | | | | please see the log for detail. | ||||
| * | dev(file-system): establish VFS and Read-only FAT32 File System | Richard Qin | 2026-01-02 | 1 | -0/+8 |
| | | |||||
| * | dev(device): implement VirtIO | Richard Qin | 2026-01-01 | 1 | -1/+6 |
| | | | | | See dev log for detail | ||||
| * | dev:Refactor Memory Management and Process Management | Richard Qin | 2025-12-31 | 1 | -57/+35 |
| | | |||||
| * | feat: Implement the first user program of the lume OS | Richard Qin | 2025-12-27 | 1 | -3/+3 |
| | | |||||
| * | Add the README to provide a detailed explanation of the project | Richard Qin | 2025-12-14 | 1 | -1/+1 |
| | | |||||
| * | feat: add preemptive scheduling, SBI timer support and FDT parser. | Richard Qin | 2025-12-13 | 1 | -18/+10 |
| | | |||||
| * | feat:Cooperative Multitasking | Richard Qin | 2025-12-11 | 1 | -51/+50 |
| | | |||||
| * | feat: Add initial Supervisor Mode Trap Handler | Richard Qin | 2025-12-10 | 1 | -16/+30 |
| | | | | | | | | | | | Implement the initial mechanism for handling traps and exceptions in Supervisor Mode. Set up the stvec Control and Status Register (CSR) to direct all S-Mode Traps (Interrupts and Exceptions) to a unified assembly entry point. Implemented assembly code for saving and restoring the Trap Context (register state). Provides the foundational framework necessary for future Timer Interrupts and System Calls. | ||||
| * | feat: Initial PMM implementation | Richard Qin | 2025-12-09 | 1 | -3/+53 |
| | | | | | | | Introduce the foundational Physical Memory Manager (PMM) and restructure the project for modularity. Implemented basic PMM and related memory management headers (mm/pmm.h, mm/vm.h). Updated Makefile and build process to support new modular structure. | ||||
| * | The start of the project -- A MicroDOS | Richard Qin | 2025-12-08 | 1 | -0/+20 |
| feat: Initial bare-metal RISC-V boot with UART | |||||
