lume - A general-purpose operating system with Linux ABI compatibility

	Commit message (Collapse)	Author	Age	Files	Lines
*	feat: implement FDT-based memory discovery and add comprehensive debug ↵	Richard Qin	2026-04-14	1	-7/+14
\| \| \| \|	logging to exec syscalls
*	Important: License changed from MIT to GPL.	Richard Qin	2026-01-05	3	-0/+10
\| \| \| \|	Rewrote the README based on the actual project.
*	feat(file-system): implement read and write FAT32 File System and basic shell	Richard Qin	2026-01-04	1	-1/+2
\|
*	Fix: critical malloc size calculation bug	Richard Qin	2026-01-03	1	-7/+11
\| \| \| \| \| \| \| \| \| \|	Summary: - Fixed an integer arithmetic error in malloc() where 'nunits' was initialized to 0, causing incorrect heap sizing. - This bug caused malloc to return pointers pointing to unmapped memory pages, leading to Store Page Fault (scause 15) at process boundaries. - Switched memory allocator logic to use byte-based size calculation instead of K&R style units to prevent off-by-one errors. Improvements: - Shell now starts successfully without segfaults.
*	dev(sell): add simple libc and implement shell	Richard Qin	2026-01-02	1	-0/+6
\| \| \| \|	please see the log for detail.
*	dev(device): implement VirtIO	Richard Qin	2026-01-01	1	-4/+9
\| \| \| \|	See dev log for detail
*	dev: PILC implementation	Richard Qin	2025-12-31	1	-0/+17
\|
*	dev:Refactor Memory Management and Process Management	Richard Qin	2025-12-31	1	-123/+119
\|
*	feat(syscall): Implement syscall dispatch and process lifecycle ↵	Richard Qin	2025-12-28	1	-17/+18
\| \| \| \|	(exit/wait/sleep)
*	feat: Implement the first user program of the lume OS	Richard Qin	2025-12-27	3	-5/+153
\|
*	feat: add preemptive scheduling, SBI timer support and FDT parser.	Richard Qin	2025-12-13	1	-2/+1
\|
*	feat:Cooperative Multitasking	Richard Qin	2025-12-11	1	-1/+5
\|
*	feat: Add initial Supervisor Mode Trap Handler	Richard Qin	2025-12-10	2	-0/+210
	Implement the initial mechanism for handling traps and exceptions in Supervisor Mode. Set up the stvec Control and Status Register (CSR) to direct all S-Mode Traps (Interrupts and Exceptions) to a unified assembly entry point. Implemented assembly code for saving and restoring the Trap Context (register state). Provides the foundational framework necessary for future Timer Interrupts and System Calls.