<feed xmlns='http://www.w3.org/2005/Atom'>
<title>rcc-project/backend/lib/CodeGen/CMakeLists.txt, branch master</title>
<subtitle>An optimizing compiler for C.
</subtitle>
<id>https://git.richardqin.org/rcc-project/atom?h=master</id>
<link rel='self' href='https://git.richardqin.org/rcc-project/atom?h=master'/>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/'/>
<updated>2026-08-28T15:53:31Z</updated>
<entry>
<title>[CMake] Remove unused clang-tidy file registration</title>
<updated>2026-08-28T15:53:31Z</updated>
<author>
<name>Richard-Qin-X</name>
<email>richard.qin.001@gmail.com</email>
</author>
<published>2026-08-28T15:53:31Z</published>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/commit/?id=f0cfb240d80cb9f4444fb996350c1f88bc69a142'/>
<id>urn:sha1:f0cfb240d80cb9f4444fb996350c1f88bc69a142</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[CodeGen] Separate pass instrumentation ownership</title>
<updated>2026-08-28T05:58:47Z</updated>
<author>
<name>Richard-Qin-X</name>
<email>richard.qin.001@gmail.com</email>
</author>
<published>2026-08-28T05:58:47Z</published>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/commit/?id=8c878ada4e1df8b37aea9ff44a5fb2b25d2b2a1f'/>
<id>urn:sha1:8c878ada4e1df8b37aea9ff44a5fb2b25d2b2a1f</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[CodeGen] Implement RISC-V finalize-isel</title>
<updated>2026-08-26T09:38:21Z</updated>
<author>
<name>Richard-Qin-X</name>
<email>richard.qin.001@gmail.com</email>
</author>
<published>2026-08-26T09:38:21Z</published>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/commit/?id=36c4344ddf1866005c62910166ca077bf2e8f62e'/>
<id>urn:sha1:36c4344ddf1866005c62910166ca077bf2e8f62e</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[CodeGen] Implement reaching-def analysis printing</title>
<updated>2026-08-25T16:50:21Z</updated>
<author>
<name>Richard-Qin-X</name>
<email>richard.qin.001@gmail.com</email>
</author>
<published>2026-08-25T16:50:21Z</published>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/commit/?id=d54646c69a5117cbeef35f5c3f0d546f4c6bf0e7'/>
<id>urn:sha1:d54646c69a5117cbeef35f5c3f0d546f4c6bf0e7</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[CodeGen] Implement the greedy register allocator pipeline</title>
<updated>2026-08-24T19:11:23Z</updated>
<author>
<name>Richard-Qin-X</name>
<email>richard.qin.001@gmail.com</email>
</author>
<published>2026-08-24T19:11:23Z</published>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/commit/?id=f5d9ddc085055d28d6f9fb3730c3566097f43fb2'/>
<id>urn:sha1:f5d9ddc085055d28d6f9fb3730c3566097f43fb2</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[CodeGen] Implement RISC-V machine outlining</title>
<updated>2026-08-24T18:21:25Z</updated>
<author>
<name>Richard-Qin-X</name>
<email>richard.qin.001@gmail.com</email>
</author>
<published>2026-08-24T18:21:25Z</published>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/commit/?id=71988f9818677df0d90b19d4bb770ac8a6116e62'/>
<id>urn:sha1:71988f9818677df0d90b19d4bb770ac8a6116e62</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[CodeGen] Implement CFI instruction insertion</title>
<updated>2026-08-24T11:01:47Z</updated>
<author>
<name>Richard-Qin-X</name>
<email>richard.qin.001@gmail.com</email>
</author>
<published>2026-08-24T11:01:47Z</published>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/commit/?id=b8fb9248e77e492c630ca135d1bfd58b74f9752a'/>
<id>urn:sha1:b8fb9248e77e492c630ca135d1bfd58b74f9752a</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[CodeGen] Implement RISC-V peephole branch optimization</title>
<updated>2026-08-24T08:18:45Z</updated>
<author>
<name>Richard-Qin-X</name>
<email>richard.qin.001@gmail.com</email>
</author>
<published>2026-08-24T08:18:45Z</published>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/commit/?id=936ac5647f82def050e6654d44d24a88906f4d7a'/>
<id>urn:sha1:936ac5647f82def050e6654d44d24a88906f4d7a</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[CodeGen] Match LLVM machine debug stripping</title>
<updated>2026-08-22T10:59:22Z</updated>
<author>
<name>Richard-Qin-X</name>
<email>richard.qin.001@gmail.com</email>
</author>
<published>2026-08-22T10:59:22Z</published>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/commit/?id=36b0be1ec1558f88d4f031a1817c3a4c2cba07a6'/>
<id>urn:sha1:36b0be1ec1558f88d4f031a1817c3a4c2cba07a6</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[CodeGen] Generate RISC-V macro fusion rules</title>
<updated>2026-08-22T10:49:08Z</updated>
<author>
<name>Richard-Qin-X</name>
<email>richard.qin.001@gmail.com</email>
</author>
<published>2026-08-22T10:49:08Z</published>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/commit/?id=8a4bb6e3b0bffa0ed79b51347b12ee4293b622a7'/>
<id>urn:sha1:8a4bb6e3b0bffa0ed79b51347b12ee4293b622a7</id>
<content type='text'>
</content>
</entry>
</feed>
