<feed xmlns='http://www.w3.org/2005/Atom'>
<title>rcc-project/backend/lib/CodeGen/MachineBasicBlock.cpp, branch master</title>
<subtitle>An optimizing compiler for C.
</subtitle>
<id>https://git.richardqin.org/rcc-project/atom?h=master</id>
<link rel='self' href='https://git.richardqin.org/rcc-project/atom?h=master'/>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/'/>
<updated>2026-08-14T19:11:22Z</updated>
<entry>
<title>[GlobalISel] Preserve worklists when moving CSE instructions</title>
<updated>2026-08-14T19:11:22Z</updated>
<author>
<name>Richard-Qin-X</name>
<email>richard.qin.001@gmail.com</email>
</author>
<published>2026-08-14T19:11:22Z</published>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/commit/?id=7d763c8b0ae6eee5f015fa82c744bff4c7ec8c8b'/>
<id>urn:sha1:7d763c8b0ae6eee5f015fa82c744bff4c7ec8c8b</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[CodeGen] Match LLVM Legalizer ownership</title>
<updated>2026-08-13T20:33:41Z</updated>
<author>
<name>Richard-Qin-X</name>
<email>richard.qin.001@gmail.com</email>
</author>
<published>2026-08-13T20:33:41Z</published>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/commit/?id=8be4d04455f70892a94d1e0798e266c948b4750a'/>
<id>urn:sha1:8be4d04455f70892a94d1e0798e266c948b4750a</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[CodeGen] Build the core MachineIR object model</title>
<updated>2026-07-31T21:27:13Z</updated>
<author>
<name>Richard-Qin-X</name>
<email>richard.qin.001@gmail.com</email>
</author>
<published>2026-07-31T21:27:13Z</published>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/commit/?id=c759cebef15bdac2ef160065efd116fe6ed540a7'/>
<id>urn:sha1:c759cebef15bdac2ef160065efd116fe6ed540a7</id>
<content type='text'>
Add arena-owned, address-stable MachineFunction, MachineBasicBlock, and MachineInstr nodes with intrusive layout and instruction lists. Model every required MachineOperand category, reciprocal ties, source state, and immutable per-instruction memory references.

Implement physical and virtual register def-use chains whose back-links survive operand vector moves, plus vreg properties, tombstones, live-ins, reserved registers, and atomic CFG updates. Exercise ownership, reallocation, unlink/relink, cross-function rejection, and sanitizer paths.
</content>
</entry>
</feed>
