<feed xmlns='http://www.w3.org/2005/Atom'>
<title>rcc-project/backend/lib/Target/RISCV/RISCVOptimizationPipeline.cpp, branch master</title>
<subtitle>An optimizing compiler for C.
</subtitle>
<id>https://git.richardqin.org/rcc-project/atom?h=master</id>
<link rel='self' href='https://git.richardqin.org/rcc-project/atom?h=master'/>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/'/>
<updated>2026-08-24T10:27:25Z</updated>
<entry>
<title>[RISCV] Match LLVM compressed stack frame lowering</title>
<updated>2026-08-24T10:27:25Z</updated>
<author>
<name>Richard-Qin-X</name>
<email>richard.qin.001@gmail.com</email>
</author>
<published>2026-08-24T10:27:25Z</published>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/commit/?id=f430936038432e90b2d70e08ac51620931651450'/>
<id>urn:sha1:f430936038432e90b2d70e08ac51620931651450</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[RISCV] Match LLVM emergency spill layout</title>
<updated>2026-08-24T09:30:29Z</updated>
<author>
<name>Richard-Qin-X</name>
<email>richard.qin.001@gmail.com</email>
</author>
<published>2026-08-24T09:30:29Z</published>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/commit/?id=81afb6570000472c182e5b1f540f69382602aaad'/>
<id>urn:sha1:81afb6570000472c182e5b1f540f69382602aaad</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[RISCV] Match LLVM frame lowering semantics</title>
<updated>2026-08-24T08:37:25Z</updated>
<author>
<name>Richard-Qin-X</name>
<email>richard.qin.001@gmail.com</email>
</author>
<published>2026-08-24T08:37:25Z</published>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/commit/?id=540c73a2f450af3d0aec6e039fab054471efdbb1'/>
<id>urn:sha1:540c73a2f450af3d0aec6e039fab054471efdbb1</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[CodeGen] Generate RISC-V macro fusion rules</title>
<updated>2026-08-22T10:49:08Z</updated>
<author>
<name>Richard-Qin-X</name>
<email>richard.qin.001@gmail.com</email>
</author>
<published>2026-08-22T10:49:08Z</published>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/commit/?id=8a4bb6e3b0bffa0ed79b51347b12ee4293b622a7'/>
<id>urn:sha1:8a4bb6e3b0bffa0ed79b51347b12ee4293b622a7</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[RISCV] Split the GlobalISel target components</title>
<updated>2026-08-12T14:37:49Z</updated>
<author>
<name>Richard-Qin-X</name>
<email>richard.qin.001@gmail.com</email>
</author>
<published>2026-08-12T14:37:49Z</published>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/commit/?id=3341938bb644e6fc39afa6a8fcb1306604999e42'/>
<id>urn:sha1:3341938bb644e6fc39afa6a8fcb1306604999e42</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[RISCV] Consolidate instruction behavior in RISCVInstrInfo</title>
<updated>2026-08-12T13:35:21Z</updated>
<author>
<name>Richard-Qin-X</name>
<email>richard.qin.001@gmail.com</email>
</author>
<published>2026-08-12T13:35:21Z</published>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/commit/?id=f8daf08aba1f09c3024a70d3426891112d1662a2'/>
<id>urn:sha1:f8daf08aba1f09c3024a70d3426891112d1662a2</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[CodeGen] Implement machine optimization and scheduling</title>
<updated>2026-08-09T09:03:19Z</updated>
<author>
<name>Richard-Qin-X</name>
<email>richard.qin.001@gmail.com</email>
</author>
<published>2026-08-09T09:03:19Z</published>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/commit/?id=495c675771f43cfa12ab7a426a538be72fec1805'/>
<id>urn:sha1:495c675771f43cfa12ab7a426a538be72fec1805</id>
<content type='text'>
</content>
</entry>
</feed>
