<feed xmlns='http://www.w3.org/2005/Atom'>
<title>rcc-project/backend/lib/Tooling/PipelineDriver.cpp, branch master</title>
<subtitle>An optimizing compiler for C.
</subtitle>
<id>https://git.richardqin.org/rcc-project/atom?h=master</id>
<link rel='self' href='https://git.richardqin.org/rcc-project/atom?h=master'/>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/'/>
<updated>2026-08-28T10:51:10Z</updated>
<entry>
<title>[CodeGen] Add target machine registry</title>
<updated>2026-08-28T10:51:10Z</updated>
<author>
<name>Richard-Qin-X</name>
<email>richard.qin.001@gmail.com</email>
</author>
<published>2026-08-28T10:51:10Z</published>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/commit/?id=f89d528efc0228c049c2867dcba886a56bac8619'/>
<id>urn:sha1:f89d528efc0228c049c2867dcba886a56bac8619</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[CodeGen] Implement reaching-def analysis printing</title>
<updated>2026-08-25T16:50:21Z</updated>
<author>
<name>Richard-Qin-X</name>
<email>richard.qin.001@gmail.com</email>
</author>
<published>2026-08-25T16:50:21Z</published>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/commit/?id=d54646c69a5117cbeef35f5c3f0d546f4c6bf0e7'/>
<id>urn:sha1:d54646c69a5117cbeef35f5c3f0d546f4c6bf0e7</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[CodeGen] Implement RISC-V machine outlining</title>
<updated>2026-08-24T18:21:25Z</updated>
<author>
<name>Richard-Qin-X</name>
<email>richard.qin.001@gmail.com</email>
</author>
<published>2026-08-24T18:21:25Z</published>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/commit/?id=71988f9818677df0d90b19d4bb770ac8a6116e62'/>
<id>urn:sha1:71988f9818677df0d90b19d4bb770ac8a6116e62</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[RISCV] Match LLVM emergency spill layout</title>
<updated>2026-08-24T09:30:29Z</updated>
<author>
<name>Richard-Qin-X</name>
<email>richard.qin.001@gmail.com</email>
</author>
<published>2026-08-24T09:30:29Z</published>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/commit/?id=81afb6570000472c182e5b1f540f69382602aaad'/>
<id>urn:sha1:81afb6570000472c182e5b1f540f69382602aaad</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[RISCV] Match LLVM frame lowering semantics</title>
<updated>2026-08-24T08:37:25Z</updated>
<author>
<name>Richard-Qin-X</name>
<email>richard.qin.001@gmail.com</email>
</author>
<published>2026-08-24T08:37:25Z</published>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/commit/?id=540c73a2f450af3d0aec6e039fab054471efdbb1'/>
<id>urn:sha1:540c73a2f450af3d0aec6e039fab054471efdbb1</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[CodeGen] Match LLVM machine debug stripping</title>
<updated>2026-08-22T10:59:22Z</updated>
<author>
<name>Richard-Qin-X</name>
<email>richard.qin.001@gmail.com</email>
</author>
<published>2026-08-22T10:59:22Z</published>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/commit/?id=36b0be1ec1558f88d4f031a1817c3a4c2cba07a6'/>
<id>urn:sha1:36b0be1ec1558f88d4f031a1817c3a4c2cba07a6</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[CodeGen] Generate RISC-V macro fusion rules</title>
<updated>2026-08-22T10:49:08Z</updated>
<author>
<name>Richard-Qin-X</name>
<email>richard.qin.001@gmail.com</email>
</author>
<published>2026-08-22T10:49:08Z</published>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/commit/?id=8a4bb6e3b0bffa0ed79b51347b12ee4293b622a7'/>
<id>urn:sha1:8a4bb6e3b0bffa0ed79b51347b12ee4293b622a7</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[RISCV][GlobalISel] Select and expand global addresses</title>
<updated>2026-08-18T20:27:41Z</updated>
<author>
<name>Richard-Qin-X</name>
<email>richard.qin.001@gmail.com</email>
</author>
<published>2026-08-18T20:27:41Z</published>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/commit/?id=307fc0961972ac5264d6f3459978fbec95cad3a9'/>
<id>urn:sha1:307fc0961972ac5264d6f3459978fbec95cad3a9</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[RISCV][GlobalISel] Legalize floating-point remainder</title>
<updated>2026-08-15T12:03:59Z</updated>
<author>
<name>Richard-Qin-X</name>
<email>richard.qin.001@gmail.com</email>
</author>
<published>2026-08-15T12:03:59Z</published>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/commit/?id=5b6ba4568cf6916a61ecde702f45246db8154b9f'/>
<id>urn:sha1:5b6ba4568cf6916a61ecde702f45246db8154b9f</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[GlobalISel] Match LLVM CSE builder result semantics</title>
<updated>2026-08-14T16:38:20Z</updated>
<author>
<name>Richard-Qin-X</name>
<email>richard.qin.001@gmail.com</email>
</author>
<published>2026-08-14T16:38:20Z</published>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/commit/?id=f6fdfb8d484b4e52cdb24a94a31b0f00d41a5eb7'/>
<id>urn:sha1:f6fdfb8d484b4e52cdb24a94a31b0f00d41a5eb7</id>
<content type='text'>
</content>
</entry>
</feed>
