<feed xmlns='http://www.w3.org/2005/Atom'>
<title>rcc-project/backend/unittests/CodeGen/MachineValueTypesTest.cpp, branch master</title>
<subtitle>An optimizing compiler for C.
</subtitle>
<id>https://git.richardqin.org/rcc-project/atom?h=master</id>
<link rel='self' href='https://git.richardqin.org/rcc-project/atom?h=master'/>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/'/>
<updated>2026-08-13T15:55:38Z</updated>
<entry>
<title>[CodeGen] Unify scalar low-level types</title>
<updated>2026-08-13T15:55:38Z</updated>
<author>
<name>Richard-Qin-X</name>
<email>richard.qin.001@gmail.com</email>
</author>
<published>2026-08-13T15:55:38Z</published>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/commit/?id=aa69e15c6909c3b162b15f5326f0a72ba9bb7163'/>
<id>urn:sha1:aa69e15c6909c3b162b15f5326f0a72ba9bb7163</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[CodeGen] Avoid unchecked memory alignment access</title>
<updated>2026-08-13T09:36:10Z</updated>
<author>
<name>Richard-Qin-X</name>
<email>richard.qin.001@gmail.com</email>
</author>
<published>2026-08-13T09:36:10Z</published>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/commit/?id=fa965e7d8c51f264219f182f9cdaeeadf33f9f87'/>
<id>urn:sha1:fa965e7d8c51f264219f182f9cdaeeadf33f9f87</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[MIR] Parse one-ordering compare-exchange MMOs</title>
<updated>2026-08-11T09:47:01Z</updated>
<author>
<name>Richard-Qin-X</name>
<email>richard.qin.001@gmail.com</email>
</author>
<published>2026-08-11T09:47:01Z</published>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/commit/?id=f5ebe810b5197dbb268db890c5bfec016f447101'/>
<id>urn:sha1:f5ebe810b5197dbb268db890c5bfec016f447101</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[MIR] Accept fixed-baseline LLVM syntax</title>
<updated>2026-08-11T09:37:42Z</updated>
<author>
<name>Richard-Qin-X</name>
<email>richard.qin.001@gmail.com</email>
</author>
<published>2026-08-11T09:37:42Z</published>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/commit/?id=6a7b083f322f4ac47e58cbf9d4d5fd4d1f6fecd0'/>
<id>urn:sha1:6a7b083f322f4ac47e58cbf9d4d5fd4d1f6fecd0</id>
<content type='text'>
</content>
</entry>
<entry>
<title>[CodeGen] Add machine IR value semantics</title>
<updated>2026-07-31T21:01:57Z</updated>
<author>
<name>Richard-Qin-X</name>
<email>richard.qin.001@gmail.com</email>
</author>
<published>2026-07-31T21:01:57Z</published>
<link rel='alternate' type='text/html' href='https://git.richardqin.org/rcc-project/commit/?id=e2505772ab260c79d0075728082c907a90dab7ca'/>
<id>urn:sha1:e2505772ab260c79d0075728082c907a90dab7ca</id>
<content type='text'>
Add strongly typed machine indices, lane masks, instruction flags, fixed-point branch probabilities, and preserved-register masks.

Model immutable machine memory operands with explicit base identity, size, alignment, address space, alias information, and validated atomic operation and ordering rules. Cover normal, boundary, and invalid combinations in standalone tests.
</content>
</entry>
</feed>
