aboutsummaryrefslogtreecommitdiff
Commit message (Expand)AuthorAgeFilesLines
* [GlobalISel] Narrow scalar selectsRichard-Qin-X2026-08-152-10/+88
* [GlobalISel] Narrow scalar bitwise operationsRichard-Qin-X2026-08-152-0/+80
* [GlobalISel] Legalize constants and implicit definitionsRichard-Qin-X2026-08-154-34/+196
* [GlobalISel] Match LLVM CSE builder result semanticsRichard-Qin-X2026-08-1523-393/+1568
* [RISCV] Remove obsolete codegen testsRichard-Qin-X2026-08-152-1771/+0
* [GlobalISel] Legalize G_ABDS and G_ABDURichard-Qin-X2026-08-147-178/+175
* [GlobalISel] Legalize G_ABSRichard-Qin-X2026-08-1412-31/+339
* [RISCV] Legalize va_copy intrinsicsRichard-Qin-X2026-08-144-43/+191
* [MIR] Normalize explicit successor probabilitiesRichard-Qin-X2026-08-144-2/+71
* [GlobalISel] Match LLVM legalization value trackingRichard-Qin-X2026-08-1419-478/+2712
* [CodeGen] Match LLVM Legalizer ownershipRichard-Qin-X2026-08-1427-3229/+4427
* [CodeGen] Unify scalar low-level typesRichard-Qin-X2026-08-1354-1196/+994
* [CodeGen] Match LLVM machine copy propagationRichard-Qin-X2026-08-1312-246/+524
* [CodeGen] Match LLVM branch relaxation semanticsRichard-Qin-X2026-08-139-17/+98
* [MIRTool] Parse LLVM code generation optionsRichard-Qin-X2026-08-131-0/+85
* [RISCV] Model non-ISA subtarget featuresRichard-Qin-X2026-08-132-8/+104
* [MIRTool] Read stdin when no input path is givenRichard-Qin-X2026-08-131-2/+2
* [RISCV] Match LLVM register bank mappingsRichard-Qin-X2026-08-138-81/+507
* [MIR] Omit predictable successors in simplified outputRichard-Qin-X2026-08-133-24/+76
* [CodeGen] Preserve LLT annotations on generic opcodesRichard-Qin-X2026-08-131-2/+3
* [CodeGen] Derive quality inputs from source listRichard-Qin-X2026-08-131-163/+12
* [RISCV] Preserve wide carry instruction orderRichard-Qin-X2026-08-131-10/+18
* [RISCV] Centralize legalizer register type queriesRichard-Qin-X2026-08-131-118/+97
* [RISCV] Merge duplicate encoding fixture casesRichard-Qin-X2026-08-131-21/+2
* [MIR] Use the container emptiness queryRichard-Qin-X2026-08-131-1/+1
* [MIR] Qualify pointer iteratorsRichard-Qin-X2026-08-131-3/+3
* [Tooling] Avoid unchecked pipeline selectorsRichard-Qin-X2026-08-131-3/+2
* [CodeGen] Reuse register diagnostic formattingRichard-Qin-X2026-08-131-2/+1
* [CodeGen] Avoid unchecked memory alignment accessRichard-Qin-X2026-08-131-2/+2
* [Tooling] Restrict tidy to backend sourcesRichard-Qin-X2026-08-131-2/+1
* [CodeGen] Inline liveness test helpersRichard-Qin-X2026-08-131-16/+16
* [CodeGen] Remove duplicate analysis declarationsRichard-Qin-X2026-08-132-5/+0
* [IR] Sequence analysis registration movesRichard-Qin-X2026-08-131-2/+3
* [TableGen] Fix quality tool source pathsRichard-Qin-X2026-08-132-0/+2
* [Tooling] Remove the duplicate output kindRichard-Qin-X2026-08-1310-202/+108
* [RISCV] Remove physical register forwarding helpersRichard-Qin-X2026-08-133-57/+39
* [RISCV] Use the generated opcode conversionRichard-Qin-X2026-08-1311-220/+198
* [Support] Centralize error context handlingRichard-Qin-X2026-08-1330-234/+119
* [CodeGen] Remove the unused property queryRichard-Qin-X2026-08-132-5/+0
* [TableGen] Split the target description generatorRichard-Qin-X2026-08-1330-3161/+3516
* [IR] Split LL parsing, assembly writing, and data layoutRichard-Qin-X2026-08-1328-2414/+2404
* [Support] Split APInt and APFloat ownershipRichard-Qin-X2026-08-1334-2004/+1994
* [CodeGen] Align MIR parser and printer ownershipRichard-Qin-X2026-08-1336-4853/+4505
* [CodeGen] Align pass manager ownershipRichard-Qin-X2026-08-13108-2534/+2435
* [CodeGen] Split machine liveness componentsRichard-Qin-X2026-08-1364-2604/+3051
* [CodeGen] Split PHI elimination and two-address rewritingRichard-Qin-X2026-08-1313-1723/+1917
* [RISCV] Split the GlobalISel target componentsRichard-Qin-X2026-08-1250-6937/+7097
* [GlobalISel] Split the generic pipeline componentsRichard-Qin-X2026-08-1224-1633/+2003
* [RISCV] Consolidate instruction behavior in RISCVInstrInfoRichard-Qin-X2026-08-1223-347/+366
* [CodeGen] Add TargetInstrInfo ownershipRichard-Qin-X2026-08-1221-54/+66
generated by cgit v1.2.3 (git 2.46.0) at 2026-10-29 11:02:30 +0000