aboutsummaryrefslogtreecommitdiff
Commit message (Collapse)AuthorAgeFilesLines
...
| * CSR unit and testsRichard Qin2026-03-195-10/+893
| |
| * M/S/U Mode csr pakageRichard Qin2026-03-181-0/+110
| |
| * Add fibonacci tests and fix bugsRichard Qin2026-03-183-8/+77
| |
| * fixed vm_trace bugRichard Qin2026-03-181-6/+6
| |
| * CPU Core: Assembles a 5-stage pipeline, 4 inter-stage registers, and Hazard UnitRichard Qin2026-03-185-8/+1252
| |
| * Hazard unit and testsRichard Qin2026-03-183-0/+446
| |
| * Merge pull request #3 from ↵Richard Qin2026-03-182-17/+25
| |\ | | | | | | | | | | | | Richard-Qin-001/fix/wb-stage-review-9938572677202897816 Refactor WB Stage for Timing, and Precise Exceptions
| | * test(core): fix WB stage tests after naming and logic refactorRichard Qin2026-03-171-5/+8
| | | | | | | | | | | | | | | | | | | | | | | | | | | - Renamed `wb_reg_write_data` to `wb_rd_wdata` in all assertions to match the updated module ports. - Renamed `wb_reg_write_addr` to `wb_rd_addr` in all assertions. - Initialized the new `mem_wb_pc_plus_4` input in the testbench setup to correctly test the JAL/JALR datapath. - Added assertions to explicitly test that `wb_reg_write_en` and `csr_req` are gated when an exception occurs. Co-authored-by: Richard-Qin-001 <69390919+Richard-Qin-001@users.noreply.github.com>
| | * refactor(core): address WB stage architectural and naming review feedbackRichard Qin2026-03-171-12/+17
| |/ | | | | | | | | | | | | | | - Renamed `wb_reg_write_data` and `wb_reg_write_addr` to `wb_rd_wdata` and `wb_rd_addr` respectively to comply with `docs/naming_convention.md`. - Removed the 64-bit adder for `mem_wb_pc + 64'd4` from the WB stage to improve timing. Introduced a new `mem_wb_pc_plus_4` pipeline input instead. - Added a `has_trap` signal to gate architectural state updates (`wb_reg_write_en` and `csr_req`) upon exceptions, ensuring precise exceptions without corrupting the register file or CSRs. Co-authored-by: Richard-Qin-001 <69390919+Richard-Qin-001@users.noreply.github.com>
| * Write Back stage unit and testsRichard Qin2026-03-183-0/+240
| |
| * Merge pull request #2 from ↵Richard Qin2026-03-186-29/+29
| |\ | | | | | | | | | | | | Richard-Qin-001/audit-report-fixes-18055656287044378367 Finalized Richard CPU RTL Audit Report
| | * Merge branch 'main' into audit-report-fixes-18055656287044378367Richard Qin2026-03-180-0/+0
| | |\ | | |/ | |/|
| * | Memory Stage and MEM/WB pipeline stage registerRichard Qin2026-03-185-0/+739
| | |
| * | fix known bugsRichard Qin2026-03-176-21/+68
| | |
| * | EX/MEM Pipeline Register unit and testsRichard Qin2026-03-177-2/+386
| | |
| | * docs: Finalized Richard CPU RTL architectural and naming convention audit ↵Richard Qin2026-03-1713-20/+1190
| |/ | | | | | | | | | | | | | | report. No source code changes were made; this branch serves as the finalized state for the provided audit. Co-authored-by: Richard-Qin-001 <69390919+Richard-Qin-001@users.noreply.github.com>
| * Execute Stage unit and testsRichard Qin2026-03-173-0/+343
| |
| * ID/EX Pipeline Register and testsRichard Qin2026-03-173-0/+354
| |
| * IF/ID RegFile and testsRichard Qin2026-03-173-0/+193
| |
| * Instruction Decoder Stage unit and testsRichard Qin2026-03-173-0/+345
| |
| * Instruction fetching stage unit and testRichard Qin2026-03-163-0/+180
| |
| * branch unit and testRichard Qin2026-03-164-0/+174
| |
| * Merge pull request #1 from Richard-Qin-001/expand-testsRichard Qin2026-03-163-21/+143
| |\ | | | | | | Expand tests and format output
| | * format outputRichard Qin2026-03-163-13/+20
| | |
| | * expand tests and format outputRichard Qin2026-03-163-9/+124
| |/
| * fix naming problemsRichard Qin2026-03-167-84/+77
| |
| * Naming conventionRichard Qin2026-03-161-0/+159
| |
| * Decoder unit and testRichard Qin2026-03-163-9/+697
| |
| * Register file unit and testRichard Qin2026-03-163-13/+172
| |
| * LicenseRichard Qin2026-03-151-0/+17
| |
| * Add and test alu unitRichard Qin2026-03-156-8/+241
| |
| * initial commit: project architectureRichard Qin2026-03-1541-0/+2185
|
* [libbase][adt] Add ilistRichard Qin5 days1-0/+546
|
* [libbase][adt] Add simple ilistRichard Qin5 days1-0/+482
|
* [libbase][adt] Add ilist baseRichard Qin5 days1-0/+139
|
* [libbase][adt] Add ilist iteratorRichard Qin5 days1-0/+591
|
* [libbase][adt] Add ilist nodeRichard Qin5 days1-0/+470
|
* [libbase][adt] Add ilist node baseRichard Qin5 days1-0/+167
|
* [libbase][adt] Add ilist node optionsRichard Qin5 days1-0/+244
|
* [libbase][adt] Add pointer utility typesRichard Qin6 days2-0/+466
|
* [libbase] Format C++ CodeRichard Qin7 days6-315/+534
| | | | Signed-off-by: Richard Qin <richard.qin.x@gmail.com>
* [libbase][adt] Add SmallVector ImplementationRichard Qin8 days2-0/+235
| | | | Signed-off-by: Richard Qin <richard.qin.x@gmail.com>
* [libbase][adt] Add TwineRichard Qin8 days1-0/+679
| | | | Signed-off-by: Richard Qin <richard.qin.x@gmail.com>
* [libbase] Rename public namespace and unreachable symbolsRichard Qin8 days11-38/+38
|
* [libbase] Fix copyright headers and cstddef includeRichard Qin9 days4-5/+5
|
* Restructure libbase and RCCCore buildRichard Qin9 days24-1601/+1911
|
* Move support code into CoreLibRichard Qin10 days14-13/+2351
|
* Merge remote-tracking branch 'raytracing-import/master'Richard Qin10 days21-0/+1535
|\
| * Remove generated ray tracing artifactsRichard Qin10 days5-335797/+0
| |
| * Shading with Surface NormalsRichard Qin2026-03-112-5/+90016
| |
generated by cgit v1.2.3 (git 2.46.0) at 2026-11-10 14:32:07 +0000