aboutsummaryrefslogtreecommitdiff
path: root/backend/lib/Target/RISCV/RISCVFrameLowering.cpp
Commit message (Collapse)AuthorAgeFilesLines
* [CodeGen] Centralize machine instruction erasureRichard-Qin-X2026-08-281-2/+2
|
* [RISCV] Implement push-pop optimizationRichard-Qin-X2026-08-261-0/+6
|
* [CodeGen] Implement CFI instruction insertionRichard-Qin-X2026-08-241-0/+6
|
* [RISCV] Implement save and restore libcallsRichard-Qin-X2026-08-241-62/+298
|
* [CodeGen] Match LLVM callee-save live-insRichard-Qin-X2026-08-241-1/+1
|
* [RISCV] Match LLVM compressed stack frame loweringRichard-Qin-X2026-08-241-96/+75
|
* [RISCV] Match LLVM large call frame loweringRichard-Qin-X2026-08-241-200/+277
|
* [RISCV] Match LLVM emergency spill layoutRichard-Qin-X2026-08-241-195/+338
|
* [RISCV] Match LLVM frame lowering semanticsRichard-Qin-X2026-08-241-90/+105
|
* [RISCV] Remove physical register forwarding helpersRichard-Qin-X2026-08-131-32/+28
|
* [RISCV] Use the generated opcode conversionRichard-Qin-X2026-08-131-20/+17
|
* [RISCV] Split the GlobalISel target componentsRichard-Qin-X2026-08-121-2/+2
|
* [RISCV] Model typed floating-point register viewsRichard-Qin-X2026-08-111-10/+10
|
* [RISCV] Match LLVM call-frame pseudo semanticsRichard-Qin-X2026-08-111-29/+17
|
* [CodeGen] Implement machine optimization and schedulingRichard-Qin-X2026-08-091-31/+82
|
* [CodeGen] Implement RV64GC frame loweringRichard-Qin-X2026-08-091-0/+2019
generated by cgit v1.2.3 (git 2.46.0) at 2026-10-29 15:30:22 +0000