aboutsummaryrefslogtreecommitdiff
path: root/rv64cpu/tb
Commit message (Collapse)AuthorAgeFilesLines
* test(core): fix WB stage tests after naming and logic refactorRichard Qin2026-03-171-5/+8
| | | | | | | | | - Renamed `wb_reg_write_data` to `wb_rd_wdata` in all assertions to match the updated module ports. - Renamed `wb_reg_write_addr` to `wb_rd_addr` in all assertions. - Initialized the new `mem_wb_pc_plus_4` input in the testbench setup to correctly test the JAL/JALR datapath. - Added assertions to explicitly test that `wb_reg_write_en` and `csr_req` are gated when an exception occurs. Co-authored-by: Richard-Qin-001 <69390919+Richard-Qin-001@users.noreply.github.com>
* Write Back stage unit and testsRichard Qin2026-03-182-0/+124
|
* docs: Finalized Richard CPU RTL architectural and naming convention audit ↵Richard Qin2026-03-176-3/+595
| | | | | | | | report. No source code changes were made; this branch serves as the finalized state for the provided audit. Co-authored-by: Richard-Qin-001 <69390919+Richard-Qin-001@users.noreply.github.com>
* Execute Stage unit and testsRichard Qin2026-03-172-0/+229
|
* ID/EX Pipeline Register and testsRichard Qin2026-03-172-0/+180
|
* IF/ID RegFile and testsRichard Qin2026-03-172-0/+136
|
* Instruction Decoder Stage unit and testsRichard Qin2026-03-172-0/+203
|
* Instruction fetching stage unit and testRichard Qin2026-03-162-0/+120
|
* branch unit and testRichard Qin2026-03-162-0/+109
|
* format outputRichard Qin2026-03-163-13/+20
|
* expand tests and format outputRichard Qin2026-03-163-9/+124
|
* fix naming problemsRichard Qin2026-03-163-37/+37
|
* Decoder unit and testRichard Qin2026-03-162-9/+307
|
* Register file unit and testRichard Qin2026-03-162-13/+112
|
* LicenseRichard Qin2026-03-151-0/+17
|
* Add and test alu unitRichard Qin2026-03-152-8/+75
|
* initial commit: project architectureRichard Qin2026-03-157-0/+135
generated by cgit v1.2.3 (git 2.46.0) at 2026-11-09 21:07:29 +0000