From e0948e3fc10029ba4bb4d48d7b5daae94fe575b9 Mon Sep 17 00:00:00 2001
From: Richard Qin <richard.qin.x@gmail.com>
Date: Sat, 7 Nov 2026 03:16:17 +0800
Subject: refactor: align RTL module names with files

---
 rv64cpu/rtl/core/mmu/mmu.sv | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

(limited to 'rv64cpu/rtl/core/mmu')

diff --git a/rv64cpu/rtl/core/mmu/mmu.sv b/rv64cpu/rtl/core/mmu/mmu.sv
index 169bf81..60c4afa 100644
--- a/rv64cpu/rtl/core/mmu/mmu.sv
+++ b/rv64cpu/rtl/core/mmu/mmu.sv
@@ -17,7 +17,7 @@
 // File path: rtl/core/mmu/mmu_top.sv
 // Description: MMU top-level integrating iTLB + dTLB + shared PTW
 
-module mmu_top
+module mmu
 	import rv64_pkg::*;
 #(
 	parameter int ITLB_ENTRIES = 16,
-- 
cgit v1.2.3