From e8d3b8082110bd66c223ff053c48a8c65ab8da41 Mon Sep 17 00:00:00 2001
From: Richard Qin <richard.qin.x@gmail.com>
Date: Wed, 18 Mar 2026 01:17:54 +0800
Subject: Write Back stage unit and tests

---
 rv64cpu/tb/CMakeLists.txt | 9 +++++++++
 1 file changed, 9 insertions(+)

(limited to 'rv64cpu/tb/CMakeLists.txt')

diff --git a/rv64cpu/tb/CMakeLists.txt b/rv64cpu/tb/CMakeLists.txt
index 7ca5bf0..ecccd02 100644
--- a/rv64cpu/tb/CMakeLists.txt
+++ b/rv64cpu/tb/CMakeLists.txt
@@ -141,6 +141,15 @@ add_verilator_target(
     INCLUDE_DIRS ${RTL_COMMON_INCLUDES}
     TB_SOURCES  ${CMAKE_CURRENT_SOURCE_DIR}/unit/tb_mem_wb_reg.cc
 )
+
+add_verilator_target(
+    NAME        tb_wb_stage
+    TOP_MODULE  wb_stage
+    SOURCES     ${RTL_CORE_DIR}/include/rv64_pkg.sv
+                ${RTL_CORE_DIR}/wb_stage.sv
+    INCLUDE_DIRS ${RTL_COMMON_INCLUDES}
+    TB_SOURCES  ${CMAKE_CURRENT_SOURCE_DIR}/unit/tb_wb_stage.cc
+)
 #
 # add_verilator_target(
 #     NAME        tb_csr
-- 
cgit v1.2.3