summaryrefslogtreecommitdiff
path: root/na/arch/riscv
Commit message (Expand)AuthorAgeFilesLines
* feat: add exception table implementation with binary search and initializationRichard Qin2026-05-132-0/+147
* feat: add RISC-V specific trap handling logic and dispatch functionsRichard Qin2026-05-131-0/+205
* feat: add support for Copy-On-Write in SV39 page table managementRichard Qin2026-05-132-6/+89
* feat: add LZ4 decompressor implementation and update linker scriptRichard Qin2026-05-131-0/+7
* feat: add compressed kernel header and implementation for RISC-V architectureRichard Qin2026-05-131-0/+471
* feat: add relocation header and implementation for RISC-V architectureRichard Qin2026-05-131-1/+46
* feat: add relocation header and implementation for RISC-V architectureRichard Qin2026-05-131-0/+100
* feat: refactor KASLR computation and enhance validation checksRichard Qin2026-05-131-62/+145
* feat: add LumeOS compressed kernel header and update boot entry logicRichard Qin2026-05-131-7/+38
* feat: enhance KASLR support with early seed metadata and validation checksRichard Qin2026-05-031-5/+129
* feat: implement KASLR support and runtime address mapping for RISC-V architec...Richard Qin2026-05-033-7/+104
* feat: add Kconfig infrastructure for kernel configuration managementRichard Qin2026-05-031-0/+39
* feat: implement hardware random number generation and early PRNG initializationRichard Qin2026-05-022-0/+48
* feat: add RISC-V configuration and memory management enhancementsRichard Qin2026-05-026-15/+112
* feat: update UART handling and memory management parameters for improved func...Richard Qin2026-05-021-4/+0
* feat: replace panic.h with klog.h for improved logging in multiple filesRichard Qin2026-05-021-1/+1
* feat: add SBI interface with ecall and timer functions for RISC-V architectureRichard Qin2026-05-021-0/+39
* feat: add timer interrupt enable/disable functions for RISC-V architectureRichard Qin2026-05-021-0/+15
* feat: add linker script and common macros for RISC-V architectureRichard Qin2026-04-221-0/+81
* feat: implement SV39 page table interface and operations for RISC-V architectureRichard Qin2026-04-212-0/+222
* feat: add RISC-V architecture configuration header with memory layout constantsRichard Qin2026-04-212-6/+41
* feat: Update Makefile and module.mk files to include additional source files ...Richard Qin2026-04-211-0/+1
* feat: add initial RISC-V architecture support and core kernel functionalityRichard Qin2026-04-179-0/+823
generated by cgit v1.2.3 (git 2.46.0) at 2026-10-29 01:33:02 +0000