| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | feat: implement FDT-based memory discovery and add comprehensive debug ↵ | Richard Qin | 2026-04-14 | 1 | -11/+11 |
| | | | | | logging to exec syscalls | ||||
| * | Important: License changed from MIT to GPL. | Richard Qin | 2026-01-05 | 1 | -0/+4 |
| | | | | | Rewrote the README based on the actual project. | ||||
| * | feat(file-system): implement read and write FAT32 File System and basic shell | Richard Qin | 2026-01-04 | 1 | -53/+47 |
| | | |||||
| * | dev(sell): add simple libc and implement shell | Richard Qin | 2026-01-02 | 1 | -1/+1 |
| | | | | | please see the log for detail. | ||||
| * | dev(device): implement VirtIO | Richard Qin | 2026-01-01 | 1 | -61/+165 |
| | | | | | See dev log for detail | ||||
| * | dev:Refactor Memory Management and Process Management | Richard Qin | 2025-12-31 | 1 | -23/+48 |
| | | |||||
| * | feat: add preemptive scheduling, SBI timer support and FDT parser. | Richard Qin | 2025-12-13 | 1 | -2/+7 |
| | | |||||
| * | feat: Add initial Supervisor Mode Trap Handler | Richard Qin | 2025-12-10 | 1 | -0/+15 |
| | | | | | | | | | | | Implement the initial mechanism for handling traps and exceptions in Supervisor Mode. Set up the stvec Control and Status Register (CSR) to direct all S-Mode Traps (Interrupts and Exceptions) to a unified assembly entry point. Implemented assembly code for saving and restoring the Trap Context (register state). Provides the foundational framework necessary for future Timer Interrupts and System Calls. | ||||
| * | The start of the project -- A MicroDOS | Richard Qin | 2025-12-08 | 1 | -0/+57 |
| feat: Initial bare-metal RISC-V boot with UART | |||||
 |
index : lume | |
| A general-purpose operating system with Linux ABI compatibility |
| summaryrefslogtreecommitdiff |