src/drivers/uart.cc


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57

#include "drivers/uart.h"
#include "common/types.h"

#define UART0_BASE          0x10000000L

#define UART_RBR            0x00 // Receiver Buffer Register (Read)
#define UART_THR            0x00 // Transmitter Holding Register (Write)
#define UART_IER            0x01 // Interrupt Enable Register
#define UART_FCR            0x02 // FIFO Control Register
#define UART_LCR            0x03 // Line Control Register
#define UART_LSR            0x05 // Line Status Register

#define UART_LSR_RX_READY   0x01
#define UART_LSR_TX_EMPTY   0x20

namespace Drivers{
    inline volatile uint8_t &reg(uint32_t offset)
    {
        return *reinterpret_cast<volatile uint8_t *>(UART0_BASE + offset);
    }

    void uart_init()
    {
        reg(UART_IER) = 0x00;

        reg(UART_LCR) = 0x80;
        reg(0x00) = 0x03;
        reg(0x01) = 0x00;

        reg(UART_LCR) = 0x03;

        reg(UART_FCR) = 0x07; // Enable FIFO, clear TX/RX queues
    }

    void uart_putc(char c)
    {
        if (c == '\n')
        {
            uart_putc('\r');
        }

        while ((reg(UART_LSR) & UART_LSR_TX_EMPTY) == 0)
        {

        }

        reg(UART_THR) = c;
    }

    void uart_puts(const char *s)
    {
        while (*s)
        {
            uart_putc(*s++);
        }
    }
}