diff options
| author | Richard-Qin-X <richard.qin.001@gmail.com> | 2026-08-24 16:48:50 +0800 |
|---|---|---|
| committer | Richard-Qin-X <richard.qin.001@gmail.com> | 2026-08-24 16:48:50 +0800 |
| commit | 47d0d5140b4616ae4dd7c6d2c3c089ccbfc3b009 (patch) | |
| tree | 363cb222cb041dc2aee5e2cce4df5adb0fd64d3e /backend/lib/CodeGen/MachineOptimizationPipeline.cpp | |
| parent | 540c73a2f450af3d0aec6e039fab054471efdbb1 (diff) | |
| download | rcc-project-47d0d5140b4616ae4dd7c6d2c3c089ccbfc3b009.tar.gz rcc-project-47d0d5140b4616ae4dd7c6d2c3c089ccbfc3b009.tar.xz | |
[CodeGen] Match LLVM machine combiner semantics
Diffstat (limited to 'backend/lib/CodeGen/MachineOptimizationPipeline.cpp')
| -rw-r--r-- | backend/lib/CodeGen/MachineOptimizationPipeline.cpp | 11 |
1 files changed, 1 insertions, 10 deletions
diff --git a/backend/lib/CodeGen/MachineOptimizationPipeline.cpp b/backend/lib/CodeGen/MachineOptimizationPipeline.cpp index 2badb78..812d78c 100644 --- a/backend/lib/CodeGen/MachineOptimizationPipeline.cpp +++ b/backend/lib/CodeGen/MachineOptimizationPipeline.cpp @@ -47,8 +47,7 @@ Expected<void> registerMachineOptimizationAnalyses(MachineFunctionAnalysisManage Expected<void> addSelectedSSAOptimizationPipeline(MachineFunctionPassManager &Pipeline, const MachineOptimizationPipelineTargetInfo &TargetInfo) { - auto Added = addPass<MachineCombinerPass>(Pipeline, TargetInfo.Combiner, - MachineCombinerStage::SelectedSSA); + auto Added = addPass<MachineCombinerPass>(Pipeline, TargetInfo.Combiner); if (!Added) return std::unexpected(Added.error()); Added = addPass<MachineMemoryFoldingPass>(Pipeline, TargetInfo.MemoryFolding); @@ -74,10 +73,6 @@ addSelectedSSAOptimizationPipeline(MachineFunctionPassManager &Pipeline, Expected<void> addPreRegisterAllocationOptimizationPipeline( MachineFunctionPassManager &Pipeline, const MachineOptimizationPipelineTargetInfo &TargetInfo) { - auto Added = addPass<MachineCombinerPass>(Pipeline, TargetInfo.Combiner, - MachineCombinerStage::PreRegisterAllocation); - if (!Added) - return std::unexpected(Added.error()); return addPass<MachineSchedulerPass>(Pipeline, TargetInfo.SchedulingModel, TargetInfo.SchedulerOptions); } @@ -89,10 +84,6 @@ addPostRegisterAllocationPipeline(MachineFunctionPassManager &Pipeline, auto Added = addPass<MachineStackSlotColoringPass>(Pipeline); if (!Added) return std::unexpected(Added.error()); - Added = addPass<MachineCombinerPass>(Pipeline, TargetInfo.Combiner, - MachineCombinerStage::PostRegisterAllocation); - if (!Added) - return std::unexpected(Added.error()); Added = addPass<MachineLICMPass>(Pipeline, MachineCodeMotionStage::PostRegisterAllocation); if (!Added) return std::unexpected(Added.error()); |