aboutsummaryrefslogtreecommitdiff
path: root/backend/lib/Target/RISCV/GISel/RISCVRegisterBankInfo.cpp
diff options
context:
space:
mode:
authorRichard-Qin-X <richard.qin.001@gmail.com>2026-08-16 01:50:40 +0800
committerRichard-Qin-X <richard.qin.001@gmail.com>2026-08-16 01:50:40 +0800
commit0146ac880f8acac482be73a23aac99ad37452c20 (patch)
tree39e32576f81e65f729f3b24bbfdc8ac9cfea2f68 /backend/lib/Target/RISCV/GISel/RISCVRegisterBankInfo.cpp
parent1be07c7af115630d26dd36da4ac4905190377a0e (diff)
downloadrcc-project-0146ac880f8acac482be73a23aac99ad37452c20.tar.gz
rcc-project-0146ac880f8acac482be73a23aac99ad37452c20.tar.xz
[RISCV][GlobalISel] Select mixed-width copy-sign
Diffstat (limited to 'backend/lib/Target/RISCV/GISel/RISCVRegisterBankInfo.cpp')
-rw-r--r--backend/lib/Target/RISCV/GISel/RISCVRegisterBankInfo.cpp4
1 files changed, 2 insertions, 2 deletions
diff --git a/backend/lib/Target/RISCV/GISel/RISCVRegisterBankInfo.cpp b/backend/lib/Target/RISCV/GISel/RISCVRegisterBankInfo.cpp
index 66a3371..c299ccb 100644
--- a/backend/lib/Target/RISCV/GISel/RISCVRegisterBankInfo.cpp
+++ b/backend/lib/Target/RISCV/GISel/RISCVRegisterBankInfo.cpp
@@ -265,8 +265,8 @@ RISCVRegisterBankInfo::selectBank(const MachineFunction &Function, Register Reg,
if (!Required)
return std::unexpected(Required.error());
const bool IsConstrained = Required->has_value() || Info.Bank.has_value();
- const RegisterBankID Selected = Required->value_or(gprBank());
- if (Info.Bank && *Info.Bank != Selected) {
+ const RegisterBankID Selected = Required->value_or(Info.Bank.value_or(gprBank()));
+ if (Info.Bank && Required->has_value() && *Info.Bank != Selected) {
return makeUnexpected(ErrorCode::VerificationError,
"RISC-V virtual register has a conflicting register bank");
}