aboutsummaryrefslogtreecommitdiff
path: root/rv64cpu/tb/unit/tb_id_ex_reg.cc
diff options
context:
space:
mode:
authorRichard Qin <richard.qin.x@gmail.com>2026-03-17 03:50:04 +0800
committerRichard Qin <richard.qin.x@gmail.com>2026-03-17 03:50:04 +0800
commit595c88dddaf4ddd14d0f24b2016a573fe96a6a02 (patch)
tree2eca1ecffe61ce11781a505aed39079a36ddd86c /rv64cpu/tb/unit/tb_id_ex_reg.cc
parentcd638dacbe7d0f890206209317cc119246cf700b (diff)
downloadrcc-project-595c88dddaf4ddd14d0f24b2016a573fe96a6a02.tar.gz
rcc-project-595c88dddaf4ddd14d0f24b2016a573fe96a6a02.tar.xz
EX/MEM Pipeline Register unit and tests
Diffstat (limited to 'rv64cpu/tb/unit/tb_id_ex_reg.cc')
-rw-r--r--rv64cpu/tb/unit/tb_id_ex_reg.cc6
1 files changed, 6 insertions, 0 deletions
diff --git a/rv64cpu/tb/unit/tb_id_ex_reg.cc b/rv64cpu/tb/unit/tb_id_ex_reg.cc
index ad58a87..2248564 100644
--- a/rv64cpu/tb/unit/tb_id_ex_reg.cc
+++ b/rv64cpu/tb/unit/tb_id_ex_reg.cc
@@ -64,6 +64,8 @@ int main(int argc, char** argv) {
dut->id_pc = 0x80001000;
dut->id_rs1_rdata = 0x11111111;
dut->id_rs2_rdata = 0x22222222;
+ dut->id_rs1_addr = 31;
+ dut->id_rs2_addr = 15;
dut->id_imm = 0x1A2B3C;
dut->id_alu_op = ALU_XOR;
dut->id_reg_write_en = 1;
@@ -92,6 +94,8 @@ int main(int argc, char** argv) {
dut->id_pc = 0x80002000;
dut->id_rs1_rdata = 0xAAAAAAAA;
dut->id_rs2_rdata = 0xBBBBBBBB;
+ dut->id_rs1_addr = 10;
+ dut->id_rs2_addr = 11;
dut->id_imm = 42;
dut->id_alu_op = ALU_ADD;
dut->id_reg_write_en = 1;
@@ -104,6 +108,8 @@ int main(int argc, char** argv) {
check(dut->ex_pc == 0x80002000, "Propagate_PC");
check(dut->ex_rs1_rdata == 0xAAAAAAAA, "Propagate_RS1");
check(dut->ex_rs2_rdata == 0xBBBBBBBB, "Propagate_RS2");
+ check(dut->ex_rs1_addr == 10, "Propagate_RS1_Addr");
+ check(dut->ex_rs2_addr == 11, "Propagate_RS2_Addr");
check(dut->ex_imm == 42, "Propagate_IMM");
check(dut->ex_alu_op == ALU_ADD, "Propagate_ALU_OP");
check(dut->ex_reg_write_en == 1, "Propagate_RegWriteEn");