aboutsummaryrefslogtreecommitdiff
path: root/backend/lib/CodeGen/TargetRegisterInfo.cpp
diff options
context:
space:
mode:
Diffstat (limited to 'backend/lib/CodeGen/TargetRegisterInfo.cpp')
-rw-r--r--backend/lib/CodeGen/TargetRegisterInfo.cpp8
1 files changed, 2 insertions, 6 deletions
diff --git a/backend/lib/CodeGen/TargetRegisterInfo.cpp b/backend/lib/CodeGen/TargetRegisterInfo.cpp
index 7ddf676..b6631eb 100644
--- a/backend/lib/CodeGen/TargetRegisterInfo.cpp
+++ b/backend/lib/CodeGen/TargetRegisterInfo.cpp
@@ -22,10 +22,6 @@ namespace {
"target register description: " + std::move(Message));
}
-[[nodiscard]] bool isPowerOfTwo(std::uint32_t Value) noexcept {
- return Value != 0 && std::has_single_bit(Value);
-}
-
[[nodiscard]] std::string lowerASCII(std::string_view Name) {
std::string Result(Name);
for (char &Character : Result) {
@@ -274,8 +270,8 @@ Expected<TargetRegisterInfo> TargetRegisterInfo::create(TargetRegisterInfoDesc D
for (const RegisterClassDesc &Class : Result.Description.RegisterClasses) {
if (Class.Registers.empty() || Class.SizeInBits == 0 ||
- Class.SpillSizeInBits < Class.SizeInBits || !isPowerOfTwo(Class.SpillAlignmentInBits) ||
- Class.Lanes.empty()) {
+ Class.SpillSizeInBits < Class.SizeInBits ||
+ !std::has_single_bit(Class.SpillAlignmentInBits) || Class.Lanes.empty()) {
return invalidDescription(
"register class requires members, sizes, power-of-two spill alignment, and lanes");
}