index
:
rcc-project
master
An optimizing compiler for C.
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Commit message (
Collapse
)
Author
Age
Files
Lines
*
[RISCV] Legalize G_PTR_ADD with s64 offsets
Richard-Qin-X
2026-08-12
2
-2
/
+29
|
*
[RISCV] Legalize G_FRAME_INDEX for p0
Richard-Qin-X
2026-08-12
2
-0
/
+54
|
*
[RISCV] Legalize G_VAARG
Richard-Qin-X
2026-08-12
4
-38
/
+288
|
*
[RISCV] Accept symbolic low operands in loads and stores
Richard-Qin-X
2026-08-12
2
-15
/
+47
|
*
[RISCV] Legalize llvm.va_copy
Richard-Qin-X
2026-08-12
5
-3
/
+200
|
*
[RISCV] Allow frame indices in ADDI
Richard-Qin-X
2026-08-12
2
-5
/
+6
|
*
[MIR] Create virtual registers referenced by live-ins
Richard-Qin-X
2026-08-12
4
-6
/
+57
|
*
[CodeGen] Track reserved register defs precisely
Richard-Qin-X
2026-08-12
3
-12
/
+33
|
*
[CodeGen] Test cloning unnamed functions
Richard-Qin-X
2026-08-12
1
-5
/
+5
|
*
[RISCV] Model dynamic rounding-mode state
Richard-Qin-X
2026-08-12
2
-7
/
+65
|
*
[RISCV] Model FFLAGS accesses
Richard-Qin-X
2026-08-12
5
-7
/
+129
|
*
[MIR] Ignore empty YAML documents
Richard-Qin-X
2026-08-12
2
-16
/
+64
|
*
[RISCV] Describe the GPR select pseudo
Richard-Qin-X
2026-08-12
2
-1
/
+16
|
*
[CodeGen] Accept pointer comparisons in G_ICMP
Richard-Qin-X
2026-08-12
2
-5
/
+24
|
*
[RISCV] Model target-specific generic opcodes
Richard-Qin-X
2026-08-12
2
-1
/
+164
|
*
[RISCV] Support absolute address operand flags
Richard-Qin-X
2026-08-12
8
-15
/
+97
|
*
[MIR] Accept physical-only function live-ins
Richard-Qin-X
2026-08-12
2
-6
/
+9
|
*
[MIR] Accept unnamed stack objects
Richard-Qin-X
2026-08-12
2
-4
/
+6
|
*
[MIR] Accept empty optional register fields
Richard-Qin-X
2026-08-12
3
-9
/
+20
|
*
[CodeGen] Treat reserved registers as always live
Richard-Qin-X
2026-08-11
2
-0
/
+52
|
*
[CodeGen] Accept conservative physical live-ins
Richard-Qin-X
2026-08-11
2
-2
/
+8
|
*
[RISCV] Model typed floating-point register views
Richard-Qin-X
2026-08-11
14
-155
/
+303
|
*
[RISCV] Order call operands like LLVM MIR
Richard-Qin-X
2026-08-11
2
-15
/
+28
|
*
[RISCV] Add LP64 calling-convention facts
Richard-Qin-X
2026-08-11
9
-69
/
+146
|
*
[CodeGen] Remove redundant numeric call-site IDs
Richard-Qin-X
2026-08-11
10
-46
/
+18
|
*
[RISCV] Derive the generated instruction count in tests
Richard-Qin-X
2026-08-11
1
-1
/
+5
|
*
[RISCV] Match LLVM call-frame pseudo semantics
Richard-Qin-X
2026-08-11
6
-85
/
+80
|
*
[RISCV] Use canonical copies for full ABI values
Richard-Qin-X
2026-08-11
2
-7
/
+15
|
*
[RISCV] Lower multiply without M through libcalls
Richard-Qin-X
2026-08-11
2
-3
/
+182
|
*
[RISCV] Accept generic scalars in call lowering
Richard-Qin-X
2026-08-11
2
-3
/
+18
|
*
[RISCV] Honor invocation subtarget features
Richard-Qin-X
2026-08-11
10
-18
/
+230
|
*
[RISCV] Fold narrow binary artifact chains
Richard-Qin-X
2026-08-11
2
-15
/
+118
|
*
[CodeGen] Revisit instructions invalidated by legalization
Richard-Qin-X
2026-08-11
2
-12
/
+72
|
*
[RISCV] Preserve folded constant placement
Richard-Qin-X
2026-08-11
2
-3
/
+38
|
*
[RISCV] Reuse compare operand extensions
Richard-Qin-X
2026-08-11
2
-0
/
+71
|
*
[RISCV] Legalize integer compares to RV64 containers
Richard-Qin-X
2026-08-11
2
-20
/
+204
|
*
[RISCV] Preserve live constants when folding extensions
Richard-Qin-X
2026-08-11
2
-2
/
+52
|
*
[MIR] Omit absent zero-offset MMO bases
Richard-Qin-X
2026-08-11
2
-5
/
+14
|
*
[RISCV] Lower cmpxchg with success
Richard-Qin-X
2026-08-11
2
-1
/
+131
|
*
[RISCV] Preserve narrow cmpxchg results when widening
Richard-Qin-X
2026-08-11
2
-2
/
+40
|
*
[RISCV] Legalize narrow atomic compare exchange
Richard-Qin-X
2026-08-11
3
-2
/
+228
|
*
[MIR] Parse one-ordering compare-exchange MMOs
Richard-Qin-X
2026-08-11
4
-52
/
+94
|
*
[RISCV] Legalize fixed-baseline RV64 MachineIR
Richard-Qin-X
2026-08-11
18
-65
/
+3013
|
*
[MIR] Accept fixed-baseline LLVM syntax
Richard-Qin-X
2026-08-11
53
-650
/
+2429
|
*
[Tooling] Complete backend tooling and validation
Richard-Qin-X
2026-08-10
90
-2995
/
+11345
|
*
[MC] Implement RV64GC object emission
Richard-Qin-X
2026-08-09
52
-58
/
+7361
|
*
[MC] Implement RV64GC assembly emission
Richard-Qin-X
2026-08-09
52
-3
/
+5886
|
*
[CodeGen] Implement machine optimization and scheduling
Richard-Qin-X
2026-08-09
91
-40
/
+14212
|
*
[CodeGen] Implement RV64GC frame lowering
Richard-Qin-X
2026-08-09
29
-9
/
+4264
|
*
[CodeGen] Complete register allocation infrastructure
Richard-Qin-X
2026-08-09
70
-194
/
+7008
|
[next]