aboutsummaryrefslogtreecommitdiff
path: root/backend/lib/CodeGen/GlobalISel/RegBankSelect.cpp
Commit message (Expand)AuthorAgeFilesLines
* [GlobalISel] Bind register bank optionals onceRichard-Qin-X2026-08-291-6/+9
* [CodeGen] Centralize machine instruction erasureRichard-Qin-X2026-08-281-2/+2
* [CodeGen] Centralize machine pass property validationRichard-Qin-X2026-08-261-15/+0
* [RISCV][GlobalISel] Legalize floating-point remainderRichard-Qin-X2026-08-151-0/+6
* [RISCV] Match LLVM register bank mappingsRichard-Qin-X2026-08-131-36/+210
* [Support] Centralize error context handlingRichard-Qin-X2026-08-131-15/+12
* [CodeGen] Align pass manager ownershipRichard-Qin-X2026-08-131-1/+1
* [CodeGen] Split machine liveness componentsRichard-Qin-X2026-08-131-1/+1
* [GlobalISel] Split the generic pipeline componentsRichard-Qin-X2026-08-121-0/+238