rcc-project - An optimizing compiler for C.

	Commit message (Collapse)	Author	Age	Files	Lines
*	[RISCV] Implement make-compressible pass	Richard-Qin-X	2026-08-25	1	-0/+5
\|
*	[RISCV][GlobalISel] Select and expand global addresses	Richard-Qin-X	2026-08-19	1	-3/+4
\|
*	[GlobalISel] Legalize G_ABS	Richard-Qin-X	2026-08-14	1	-0/+9
\|
*	[CodeGen] Match LLVM machine copy propagation	Richard-Qin-X	2026-08-13	1	-0/+20
\|
*	[Support] Split APInt and APFloat ownership	Richard-Qin-X	2026-08-13	1	-211/+2
\|
*	[MIR] Accept fixed-baseline LLVM syntax	Richard-Qin-X	2026-08-11	1	-26/+33
\|
*	[CodeGen] Implement machine optimization and scheduling	Richard-Qin-X	2026-08-09	1	-0/+12
\|
*	[CodeGen] Implement machine SSA exit	Richard-Qin-X	2026-08-08	1	-2/+13
\|
*	[MIR] Complete document parsing and printing	Richard-Qin-X	2026-08-07	1	-0/+83
\| \| \| \|	Implement the single LLVM-compatible MIR document path with structured\nembedded-IR references, YAML mappings, constants, and deterministic printing.\n\nKeep pointer LLT widths DataLayout-derived, reject layout-dependent output\nwhen embedded IR is omitted, and record the fixed-baseline compatibility\ncontract and regression coverage.
*	[CodeGen] Model complete MIR operands	Richard-Qin-X	2026-08-03	1	-0/+181
\|
*	[CodeGen] Model machine debug metadata	Richard-Qin-X	2026-08-02	1	-4/+5
\| \| \| \|	Replace marker-based metadata operands with scoped references and inline DIExpression values. Add structured DILocation chains, instruction debug attachments, stack variable records, and entry values with unified verification, builder support, and deterministic cloning.
*	[CodeGen] Build the core MachineIR object model	Richard-Qin-X	2026-08-01	1	-0/+326
	Add arena-owned, address-stable MachineFunction, MachineBasicBlock, and MachineInstr nodes with intrusive layout and instruction lists. Model every required MachineOperand category, reciprocal ties, source state, and immutable per-instruction memory references. Implement physical and virtual register def-use chains whose back-links survive operand vector moves, plus vreg properties, tombstones, live-ins, reserved registers, and atomic CFG updates. Exercise ownership, reallocation, unlink/relink, cross-function rejection, and sanitizer paths.