aboutsummaryrefslogtreecommitdiff
path: root/backend/lib/TableGen/Parser.cpp
Commit message (Expand)AuthorAgeFilesLines
* [TableGen] Preserve optional target description valuesRichard-Qin-X2026-08-291-5/+5
* [GlobalISel] Generate floating memory selectionRichard-Qin-X2026-08-271-7/+22
* [RISCV] Generate MC pseudo loweringRichard-Qin-X2026-08-221-2/+67
* [CodeGen] Generate RISC-V macro fusion rulesRichard-Qin-X2026-08-221-2/+210
* [GlobalISel] Generate prelegalizer combiner rulesRichard-Qin-X2026-08-191-2/+181
* [RISCV][GlobalISel] Generate integer load selectionRichard-Qin-X2026-08-191-1/+28
* [RISCV][GlobalISel] Match floating comparisonsRichard-Qin-X2026-08-191-3/+29
* [RISCV][GlobalISel] Generate indirect branch selectionRichard-Qin-X2026-08-191-1/+8
* [RISCV][GlobalISel] Generate conditional branch selectionRichard-Qin-X2026-08-171-7/+16
* [RISCV][GlobalISel] Generate integer extension selectionsRichard-Qin-X2026-08-171-28/+101
* [RISCV][GlobalISel] Generate shift selectionsRichard-Qin-X2026-08-161-15/+113
* [RISCV][GlobalISel] Generate integer comparisonsRichard-Qin-X2026-08-161-28/+145
* [RISCV][GlobalISel] Select comparisons against zeroRichard-Qin-X2026-08-161-2/+140
* tablegen: Generate GlobalISel match tablesRichard-Qin-X2026-08-161-2/+194
* [RISCV][GlobalISel] Legalize floating-point to integer conversionsRichard-Qin-X2026-08-151-1/+11
* [CodeGen] Match LLVM branch relaxation semanticsRichard-Qin-X2026-08-131-2/+8
* [TableGen] Split the target description generatorRichard-Qin-X2026-08-131-0/+1163