index
:
rcc-project
master
An optimizing compiler for C.
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
backend
/
lib
/
Target
/
RISCV
/
RISCV.rccdesc
Commit message (
Collapse
)
Author
Age
Files
Lines
*
[RISCV] Describe vector tuple registers
Richard-Qin-X
2026-08-12
1
-1
/
+1
|
*
[RISCV] Describe vector physical registers
Richard-Qin-X
2026-08-12
1
-0
/
+77
|
*
[RISCV] Add Zba and Zbb instruction descriptions
Richard-Qin-X
2026-08-12
1
-0
/
+237
|
*
[RISCV] Make call-preserved masks optional
Richard-Qin-X
2026-08-12
1
-2
/
+2
|
*
[RISCV] Make target memory operands optional
Richard-Qin-X
2026-08-12
1
-52
/
+0
|
*
[RISCV] Accept symbolic low operands in loads and stores
Richard-Qin-X
2026-08-12
1
-15
/
+15
|
*
[RISCV] Allow frame indices in ADDI
Richard-Qin-X
2026-08-12
1
-1
/
+1
|
*
[RISCV] Model dynamic rounding-mode state
Richard-Qin-X
2026-08-12
1
-0
/
+50
|
*
[RISCV] Model FFLAGS accesses
Richard-Qin-X
2026-08-12
1
-0
/
+39
|
*
[RISCV] Describe the GPR select pseudo
Richard-Qin-X
2026-08-12
1
-0
/
+15
|
*
[RISCV] Model target-specific generic opcodes
Richard-Qin-X
2026-08-12
1
-0
/
+163
|
*
[RISCV] Support absolute address operand flags
Richard-Qin-X
2026-08-12
1
-3
/
+5
|
*
[RISCV] Model typed floating-point register views
Richard-Qin-X
2026-08-11
1
-43
/
+75
|
*
[RISCV] Add LP64 calling-convention facts
Richard-Qin-X
2026-08-11
1
-0
/
+19
|
*
[CodeGen] Remove redundant numeric call-site IDs
Richard-Qin-X
2026-08-11
1
-4
/
+0
|
*
[RISCV] Match LLVM call-frame pseudo semantics
Richard-Qin-X
2026-08-11
1
-0
/
+4
|
*
[RISCV] Legalize fixed-baseline RV64 MachineIR
Richard-Qin-X
2026-08-11
1
-3
/
+24
|
*
[MC] Implement RV64GC object emission
Richard-Qin-X
2026-08-09
1
-0
/
+195
|
*
[CodeGen] Implement machine optimization and scheduling
Richard-Qin-X
2026-08-09
1
-2
/
+55
|
*
[CodeGen] Complete register allocation infrastructure
Richard-Qin-X
2026-08-09
1
-11
/
+11
|
*
[RISCV] Complete RV64GC instruction description
Richard-Qin-X
2026-08-07
1
-1
/
+2978
|
*
[RISCV] Add generated RV64GC register description
Richard-Qin-X
2026-08-07
1
-0
/
+220
Add an RCC-owned build-time target description generator and the initial RV64GC register model. Keep ABI aliases separate from canonical MIR register spelling.
