aboutsummaryrefslogtreecommitdiff
path: root/backend/lib
Commit message (Expand)AuthorAgeFilesLines
* [CodeGen] Match LLVM machine combiner semanticsRichard-Qin-X2026-08-244-297/+173
* [RISCV] Match LLVM frame lowering semanticsRichard-Qin-X2026-08-2411-151/+140
* [CodeGen] Implement RISC-V peephole branch optimizationRichard-Qin-X2026-08-244-1/+324
* [RISCV] Generate MC pseudo loweringRichard-Qin-X2026-08-226-195/+145
* [CodeGen] Match LLVM machine debug strippingRichard-Qin-X2026-08-225-1/+62
* [CodeGen] Generate RISC-V macro fusion rulesRichard-Qin-X2026-08-2219-78/+830
* [CodeGen] Match LLVM final verifier contractRichard-Qin-X2026-08-191-2/+2
* [CodeGen] Match LLVM finalization contractRichard-Qin-X2026-08-191-2/+2
* [CodeGen] Match LLVM late pseudo contractRichard-Qin-X2026-08-191-2/+2
* [CodeGen] Remove RCC fallthrough normalizationRichard-Qin-X2026-08-193-169/+0
* [CodeGen] Match LLVM block placement contractRichard-Qin-X2026-08-191-6/+2
* [CodeGen] Unify LLVM branch folding pipelineRichard-Qin-X2026-08-194-424/+304
* [CodeGen] Match LLVM tail duplication contractRichard-Qin-X2026-08-191-9/+1
* [CodeGen] Match LLVM post-machine scheduler contractRichard-Qin-X2026-08-191-7/+1
* [CodeGen] Match LLVM post-RA pseudo expansion contractRichard-Qin-X2026-08-191-7/+1
* [CodeGen] Remove non-LLVM machine DCE placementsRichard-Qin-X2026-08-191-6/+0
* [CodeGen] Remove unsupported post-frame combinerRichard-Qin-X2026-08-193-24/+1
* [CodeGen] Remove unsupported pre-PEI pseudo expansionRichard-Qin-X2026-08-192-39/+2
* [CodeGen] Match LLVM shrink wrapping contractRichard-Qin-X2026-08-191-7/+1
* [CodeGen] Match LLVM post-RA sink contractRichard-Qin-X2026-08-191-3/+1
* [CodeGen] Match LLVM post-RA LICM contractRichard-Qin-X2026-08-191-3/+1
* [CodeGen] Match LLVM post-RA combiner contractRichard-Qin-X2026-08-191-1/+1
* [CodeGen] Match LLVM stack slot coloring contractRichard-Qin-X2026-08-191-6/+1
* [CodeGen] Match LLVM PBQP allocator input contractRichard-Qin-X2026-08-191-4/+2
* [CodeGen] Match LLVM machine scheduler contractRichard-Qin-X2026-08-191-6/+1
* [CodeGen] Match LLVM machine sink input contractRichard-Qin-X2026-08-191-2/+2
* [CodeGen] Match LLVM prologepilog input contractRichard-Qin-X2026-08-191-2/+1
* [GlobalISel] Generate prelegalizer combiner rulesRichard-Qin-X2026-08-199-10/+760
* [RISCV][GlobalISel] Select and expand global addressesRichard-Qin-X2026-08-1918-14/+438
* [RISCV][GlobalISel] Generate integer store selectionRichard-Qin-X2026-08-192-80/+76
* [RISCV][GlobalISel] Generate integer load selectionRichard-Qin-X2026-08-194-75/+310
* [RISCV][GlobalISel] Generate frame index selectionRichard-Qin-X2026-08-192-0/+17
* [RISCV][GlobalISel] Correct floating constant materializationRichard-Qin-X2026-08-191-3/+16
* [RISCV][GlobalISel] Match floating comparisonsRichard-Qin-X2026-08-195-155/+395
* [RISCV][GlobalISel] Generate trap selectionRichard-Qin-X2026-08-193-16/+28
* [RISCV][GlobalISel] Generate select instruction matchingRichard-Qin-X2026-08-195-161/+229
* [RISCV][GlobalISel] Generate indirect branch selectionRichard-Qin-X2026-08-199-22/+114
* [RISCV][GlobalISel] Generate conditional branch selectionRichard-Qin-X2026-08-176-35/+296
* [RISCV][GlobalISel] Generate direct branch selectionRichard-Qin-X2026-08-172-13/+10
* [RISCV][GlobalISel] Generate implicit-def selectionRichard-Qin-X2026-08-172-3/+10
* [RISCV][GlobalISel] Constrain core copies during selectionRichard-Qin-X2026-08-172-10/+29
* [GlobalISel] Remove redundant virtual copies after selectionRichard-Qin-X2026-08-171-2/+42
* [RISCV][GlobalISel] Generate integer extension selectionsRichard-Qin-X2026-08-175-187/+380
* [RISCV][GlobalISel] Remove lowered overflow selectionsRichard-Qin-X2026-08-161-367/+0
* [RISCV][GlobalISel] Remove lowered minmax selectionsRichard-Qin-X2026-08-161-117/+0
* [RISCV][GlobalISel] Generate copy sign selectionsRichard-Qin-X2026-08-162-48/+154
* [RISCV][GlobalISel] Generate high multiply selectionsRichard-Qin-X2026-08-162-101/+36
* [RISCV][GlobalISel] Remove obsolete binary selectorRichard-Qin-X2026-08-161-90/+0
* [RISCV][GlobalISel] Generate shift selectionsRichard-Qin-X2026-08-166-168/+821
* [RISCV][GlobalISel] Generate integer arithmetic selectionsRichard-Qin-X2026-08-162-111/+264
generated by cgit v1.2.3 (git 2.46.0) at 2026-10-29 03:30:31 +0000