index
:
rcc-project
master
A collection of projects, including a C compiler, binutils, a memory allocator, an automated theorem prover, and a web browser.
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
backend
/
lib
Commit message (
Expand
)
Author
Age
Files
Lines
*
[GlobalISel] Legalize scalar floating comparisons
Richard-Qin-X
2026-08-15
1
-0
/
+26
*
[GlobalISel] Legalize scalar pointer casts
Richard-Qin-X
2026-08-15
1
-0
/
+57
*
[GlobalISel] Narrow scalar shifts
Richard-Qin-X
2026-08-15
1
-2
/
+913
*
[MIR] Print target generic operand types
Richard-Qin-X
2026-08-15
1
-2
/
+2
*
[GlobalISel] Narrow scalar selects
Richard-Qin-X
2026-08-15
1
-10
/
+86
*
[GlobalISel] Narrow scalar bitwise operations
Richard-Qin-X
2026-08-15
1
-0
/
+78
*
[GlobalISel] Legalize constants and implicit definitions
Richard-Qin-X
2026-08-15
3
-34
/
+195
*
[GlobalISel] Match LLVM CSE builder result semantics
Richard-Qin-X
2026-08-15
10
-252
/
+1198
*
[GlobalISel] Legalize G_ABDS and G_ABDU
Richard-Qin-X
2026-08-14
4
-178
/
+168
*
[GlobalISel] Legalize G_ABS
Richard-Qin-X
2026-08-14
7
-10
/
+307
*
[RISCV] Legalize va_copy intrinsics
Richard-Qin-X
2026-08-14
3
-0
/
+155
*
[MIR] Normalize explicit successor probabilities
Richard-Qin-X
2026-08-14
2
-2
/
+37
*
[GlobalISel] Match LLVM legalization value tracking
Richard-Qin-X
2026-08-14
11
-52
/
+2180
*
[CodeGen] Match LLVM Legalizer ownership
Richard-Qin-X
2026-08-14
14
-3221
/
+2094
*
[CodeGen] Unify scalar low-level types
Richard-Qin-X
2026-08-13
19
-766
/
+651
*
[CodeGen] Match LLVM machine copy propagation
Richard-Qin-X
2026-08-13
6
-150
/
+487
*
[CodeGen] Match LLVM branch relaxation semantics
Richard-Qin-X
2026-08-13
4
-15
/
+87
*
[RISCV] Model non-ISA subtarget features
Richard-Qin-X
2026-08-13
1
-7
/
+70
*
[RISCV] Match LLVM register bank mappings
Richard-Qin-X
2026-08-13
5
-64
/
+480
*
[MIR] Omit predictable successors in simplified output
Richard-Qin-X
2026-08-13
2
-24
/
+69
*
[CodeGen] Preserve LLT annotations on generic opcodes
Richard-Qin-X
2026-08-13
1
-2
/
+3
*
[CodeGen] Derive quality inputs from source list
Richard-Qin-X
2026-08-13
1
-163
/
+12
*
[RISCV] Preserve wide carry instruction order
Richard-Qin-X
2026-08-13
1
-10
/
+18
*
[RISCV] Centralize legalizer register type queries
Richard-Qin-X
2026-08-13
1
-118
/
+97
*
[MIR] Qualify pointer iterators
Richard-Qin-X
2026-08-13
1
-3
/
+3
*
[Tooling] Avoid unchecked pipeline selectors
Richard-Qin-X
2026-08-13
1
-3
/
+2
*
[CodeGen] Reuse register diagnostic formatting
Richard-Qin-X
2026-08-13
1
-2
/
+1
*
[TableGen] Fix quality tool source paths
Richard-Qin-X
2026-08-13
1
-0
/
+1
*
[Tooling] Remove the duplicate output kind
Richard-Qin-X
2026-08-13
4
-118
/
+66
*
[RISCV] Remove physical register forwarding helpers
Richard-Qin-X
2026-08-13
3
-57
/
+39
*
[RISCV] Use the generated opcode conversion
Richard-Qin-X
2026-08-13
8
-194
/
+164
*
[Support] Centralize error context handling
Richard-Qin-X
2026-08-13
29
-234
/
+117
*
[CodeGen] Remove the unused property query
Richard-Qin-X
2026-08-13
1
-4
/
+0
*
[TableGen] Split the target description generator
Richard-Qin-X
2026-08-13
7
-3102
/
+1281
*
[IR] Split LL parsing, assembly writing, and data layout
Richard-Qin-X
2026-08-13
16
-2268
/
+2168
*
[Support] Split APInt and APFloat ownership
Richard-Qin-X
2026-08-13
15
-1852
/
+1785
*
[CodeGen] Align MIR parser and printer ownership
Richard-Qin-X
2026-08-13
25
-4921
/
+4633
*
[CodeGen] Align pass manager ownership
Richard-Qin-X
2026-08-13
41
-673
/
+284
*
[CodeGen] Split machine liveness components
Richard-Qin-X
2026-08-13
38
-1195
/
+1310
*
[CodeGen] Split PHI elimination and two-address rewriting
Richard-Qin-X
2026-08-13
4
-487
/
+634
*
[RISCV] Split the GlobalISel target components
Richard-Qin-X
2026-08-12
31
-6674
/
+6892
*
[GlobalISel] Split the generic pipeline components
Richard-Qin-X
2026-08-12
8
-761
/
+964
*
[RISCV] Consolidate instruction behavior in RISCVInstrInfo
Richard-Qin-X
2026-08-12
13
-243
/
+166
*
[CodeGen] Add TargetInstrInfo ownership
Richard-Qin-X
2026-08-12
10
-23
/
+35
*
[Tooling] Remove the duplicate assembly emitter
Richard-Qin-X
2026-08-12
1
-14
/
+0
*
[Tooling] Complete the LLVM MIR command-line contract
Richard-Qin-X
2026-08-12
10
-129
/
+359
*
[Tooling] Adopt LLVM MIR command-line spellings
Richard-Qin-X
2026-08-12
5
-19
/
+45
*
[CodeGen] Verify local physical live-ins
Richard-Qin-X
2026-08-12
1
-3
/
+73
*
[CodeGen] Allow dynamic implicit operands on copies
Richard-Qin-X
2026-08-12
1
-1
/
+1
*
[RISCV] Describe vector tuple registers
Richard-Qin-X
2026-08-12
2
-1
/
+87
[next]