index
:
rcc-project
master
An optimizing compiler for C.
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
backend
/
lib
Commit message (
Expand
)
Author
Age
Files
Lines
*
[RISCV] Model typed floating-point register views
Richard-Qin-X
2026-08-11
7
-77
/
+183
*
[RISCV] Order call operands like LLVM MIR
Richard-Qin-X
2026-08-11
1
-8
/
+8
*
[RISCV] Add LP64 calling-convention facts
Richard-Qin-X
2026-08-11
4
-55
/
+97
*
[CodeGen] Remove redundant numeric call-site IDs
Richard-Qin-X
2026-08-11
5
-30
/
+14
*
[RISCV] Match LLVM call-frame pseudo semantics
Richard-Qin-X
2026-08-11
4
-74
/
+33
*
[RISCV] Use canonical copies for full ABI values
Richard-Qin-X
2026-08-11
1
-4
/
+10
*
[RISCV] Lower multiply without M through libcalls
Richard-Qin-X
2026-08-11
1
-3
/
+123
*
[RISCV] Accept generic scalars in call lowering
Richard-Qin-X
2026-08-11
1
-3
/
+2
*
[RISCV] Honor invocation subtarget features
Richard-Qin-X
2026-08-11
5
-17
/
+147
*
[RISCV] Fold narrow binary artifact chains
Richard-Qin-X
2026-08-11
1
-15
/
+49
*
[CodeGen] Revisit instructions invalidated by legalization
Richard-Qin-X
2026-08-11
1
-12
/
+11
*
[RISCV] Preserve folded constant placement
Richard-Qin-X
2026-08-11
1
-0
/
+18
*
[RISCV] Reuse compare operand extensions
Richard-Qin-X
2026-08-11
1
-0
/
+28
*
[RISCV] Legalize integer compares to RV64 containers
Richard-Qin-X
2026-08-11
1
-4
/
+151
*
[RISCV] Preserve live constants when folding extensions
Richard-Qin-X
2026-08-11
1
-2
/
+3
*
[MIR] Omit absent zero-offset MMO bases
Richard-Qin-X
2026-08-11
1
-3
/
+5
*
[RISCV] Lower cmpxchg with success
Richard-Qin-X
2026-08-11
1
-0
/
+94
*
[RISCV] Preserve narrow cmpxchg results when widening
Richard-Qin-X
2026-08-11
1
-2
/
+3
*
[RISCV] Legalize narrow atomic compare exchange
Richard-Qin-X
2026-08-11
2
-2
/
+142
*
[MIR] Parse one-ordering compare-exchange MMOs
Richard-Qin-X
2026-08-11
2
-43
/
+42
*
[RISCV] Legalize fixed-baseline RV64 MachineIR
Richard-Qin-X
2026-08-11
11
-58
/
+2900
*
[MIR] Accept fixed-baseline LLVM syntax
Richard-Qin-X
2026-08-11
30
-623
/
+1739
*
[Tooling] Complete backend tooling and validation
Richard-Qin-X
2026-08-10
50
-2871
/
+7754
*
[MC] Implement RV64GC object emission
Richard-Qin-X
2026-08-09
21
-45
/
+4393
*
[MC] Implement RV64GC assembly emission
Richard-Qin-X
2026-08-09
21
-1
/
+3982
*
[CodeGen] Implement machine optimization and scheduling
Richard-Qin-X
2026-08-09
43
-37
/
+9871
*
[CodeGen] Implement RV64GC frame lowering
Richard-Qin-X
2026-08-09
16
-7
/
+2659
*
[CodeGen] Complete register allocation infrastructure
Richard-Qin-X
2026-08-09
35
-154
/
+2955
*
[CodeGen] Implement machine liveness analysis
Richard-Qin-X
2026-08-09
6
-32
/
+1931
*
[CodeGen] Implement machine SSA exit
Richard-Qin-X
2026-08-08
9
-49
/
+1796
*
[CodeGen] Implement RV64GC legalization and instruction selection
Richard-Qin-X
2026-08-08
4
-0
/
+3862
*
[CodeGen] Complete machine pass and ABI lowering infrastructure
Richard-Qin-X
2026-08-07
8
-0
/
+5577
*
[RISCV] Complete RV64GC instruction description
Richard-Qin-X
2026-08-07
6
-55
/
+5144
*
[RISCV] Add generated RV64GC register description
Richard-Qin-X
2026-08-07
8
-7
/
+1629
*
[MIR] Complete document parsing and printing
Richard-Qin-X
2026-08-07
20
-179
/
+9288
*
[MIR] Add machine instruction parser and printer
Richard-Qin-X
2026-08-04
8
-13
/
+4745
*
[MIR] Add machine instruction lexer
Richard-Qin-X
2026-08-03
2
-2
/
+957
*
[CodeGen] Add target MIR text schema
Richard-Qin-X
2026-08-03
8
-21
/
+643
*
[CodeGen] Model complete MIR operands
Richard-Qin-X
2026-08-03
8
-1
/
+600
*
[CodeGen] Model machine debug metadata
Richard-Qin-X
2026-08-02
10
-11
/
+285
*
[CodeGen] Add machine metadata graphs
Richard-Qin-X
2026-08-02
4
-0
/
+125
*
[CodeGen] Track debug instruction identities
Richard-Qin-X
2026-08-01
5
-0
/
+143
*
[CodeGen] Add machine function records
Richard-Qin-X
2026-08-01
4
-0
/
+263
*
[CodeGen] Add MIR function and block attributes
Richard-Qin-X
2026-08-01
7
-8
/
+171
*
[MIR] Add compilation unit reference context
Richard-Qin-X
2026-08-01
5
-0
/
+801
*
[Support] Add MIR YAML parsing infrastructure
Richard-Qin-X
2026-08-01
3
-2
/
+1318
*
[CodeGen] Add target register descriptions
Richard-Qin-X
2026-08-01
7
-36
/
+1259
*
[CodeGen] Add target state and compilation status
Richard-Qin-X
2026-08-01
6
-0
/
+415
*
[CodeGen] Add constant and jump table state
Richard-Qin-X
2026-08-01
8
-16
/
+798
*
[CodeGen] Add MachineFrameInfo
Richard-Qin-X
2026-08-01
5
-5
/
+385
[next]