aboutsummaryrefslogtreecommitdiff
path: root/backend
Commit message (Expand)AuthorAgeFilesLines
* [RISCV] Order call operands like LLVM MIRRichard-Qin-X2026-08-112-15/+28
* [RISCV] Add LP64 calling-convention factsRichard-Qin-X2026-08-119-69/+146
* [CodeGen] Remove redundant numeric call-site IDsRichard-Qin-X2026-08-1110-46/+18
* [RISCV] Derive the generated instruction count in testsRichard-Qin-X2026-08-111-1/+5
* [RISCV] Match LLVM call-frame pseudo semanticsRichard-Qin-X2026-08-116-85/+80
* [RISCV] Use canonical copies for full ABI valuesRichard-Qin-X2026-08-112-7/+15
* [RISCV] Lower multiply without M through libcallsRichard-Qin-X2026-08-112-3/+182
* [RISCV] Accept generic scalars in call loweringRichard-Qin-X2026-08-112-3/+18
* [RISCV] Honor invocation subtarget featuresRichard-Qin-X2026-08-1110-18/+230
* [RISCV] Fold narrow binary artifact chainsRichard-Qin-X2026-08-112-15/+118
* [CodeGen] Revisit instructions invalidated by legalizationRichard-Qin-X2026-08-112-12/+72
* [RISCV] Preserve folded constant placementRichard-Qin-X2026-08-112-3/+38
* [RISCV] Reuse compare operand extensionsRichard-Qin-X2026-08-112-0/+71
* [RISCV] Legalize integer compares to RV64 containersRichard-Qin-X2026-08-112-20/+204
* [RISCV] Preserve live constants when folding extensionsRichard-Qin-X2026-08-112-2/+52
* [MIR] Omit absent zero-offset MMO basesRichard-Qin-X2026-08-112-5/+14
* [RISCV] Lower cmpxchg with successRichard-Qin-X2026-08-112-1/+131
* [RISCV] Preserve narrow cmpxchg results when wideningRichard-Qin-X2026-08-112-2/+40
* [RISCV] Legalize narrow atomic compare exchangeRichard-Qin-X2026-08-113-2/+228
* [MIR] Parse one-ordering compare-exchange MMOsRichard-Qin-X2026-08-114-52/+94
* [RISCV] Legalize fixed-baseline RV64 MachineIRRichard-Qin-X2026-08-1118-65/+3013
* [MIR] Accept fixed-baseline LLVM syntaxRichard-Qin-X2026-08-1153-650/+2429
* [Tooling] Complete backend tooling and validationRichard-Qin-X2026-08-1089-2971/+11336
* [MC] Implement RV64GC object emissionRichard-Qin-X2026-08-0952-58/+7361
* [MC] Implement RV64GC assembly emissionRichard-Qin-X2026-08-0952-3/+5886
* [CodeGen] Implement machine optimization and schedulingRichard-Qin-X2026-08-0991-40/+14212
* [CodeGen] Implement RV64GC frame loweringRichard-Qin-X2026-08-0929-9/+4264
* [CodeGen] Complete register allocation infrastructureRichard-Qin-X2026-08-0970-194/+7008
* [CodeGen] Implement machine liveness analysisRichard-Qin-X2026-08-0915-53/+3294
* [CodeGen] Implement machine SSA exitRichard-Qin-X2026-08-0822-56/+3594
* [CodeGen] Implement RV64GC legalization and instruction selectionRichard-Qin-X2026-08-0811-0/+5793
* [CodeGen] Complete machine pass and ABI lowering infrastructureRichard-Qin-X2026-08-0724-0/+10625
* [RISCV] Complete RV64GC instruction descriptionRichard-Qin-X2026-08-0711-87/+5460
* [RISCV] Add generated RV64GC register descriptionRichard-Qin-X2026-08-0719-9/+2062
* [MIR] Complete document parsing and printingRichard-Qin-X2026-08-0745-218/+11465
* [MIR] Add machine instruction parser and printerRichard-Qin-X2026-08-0415-19/+5394
* [MIR] Add machine instruction lexerRichard-Qin-X2026-08-035-4/+1569
* [CodeGen] Add target MIR text schemaRichard-Qin-X2026-08-0320-50/+1363
* [CodeGen] Model complete MIR operandsRichard-Qin-X2026-08-0315-5/+1572
* [CodeGen] Model machine debug metadataRichard-Qin-X2026-08-0222-38/+814
* [CodeGen] Add machine metadata graphsRichard-Qin-X2026-08-028-0/+492
* [CodeGen] Track debug instruction identitiesRichard-Qin-X2026-08-0110-0/+471
* [CodeGen] Add machine function recordsRichard-Qin-X2026-08-018-0/+724
* [CodeGen] Add MIR function and block attributesRichard-Qin-X2026-08-0115-26/+745
* [MIR] Add compilation unit reference contextRichard-Qin-X2026-08-0112-0/+1251
* [Support] Add MIR YAML parsing infrastructureRichard-Qin-X2026-08-018-5/+1890
* [CodeGen] Add target register descriptionsRichard-Qin-X2026-08-0124-156/+2821
* [CodeGen] Add target state and compilation statusRichard-Qin-X2026-08-0115-0/+1470
* [CodeGen] Add constant and jump table stateRichard-Qin-X2026-08-0121-42/+2427
* [CodeGen] Add MachineFrameInfoRichard-Qin-X2026-08-0113-20/+876
generated by cgit v1.2.3 (git 2.46.0) at 2026-10-29 15:49:53 +0000