index
:
rcc-project
master
A collection of systems software, from virtual machines and compilers to developer tools and terminal applications.
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
rv64cpu
/
tb
Commit message (
Expand
)
Author
Age
Files
Lines
*
feat(tlb): enhance TLB functionality with ASID-targeted flush and additional ...
Richard Qin
2026-04-07
1
-0
/
+63
*
feat(tlb): add parameterized L1 TLB module and corresponding unit tests
Richard Qin
2026-04-01
2
-0
/
+427
*
feat(compliance): implement ACT4 strict compliance flow with ELF runner
Richard Qin
2026-04-01
3
-14
/
+439
*
test(trap_ctrl): add store page fault unit test case
Richard Qin
2026-03-31
1
-2
/
+10
*
feat: Complete CSR/privileged/exception interrupt path and fill in strict acc...
Richard Qin
2026-04-01
8
-66
/
+859
*
Trap Control unit and tests
Richard Qin
2026-03-19
2
-0
/
+202
*
CSR unit and tests
Richard Qin
2026-03-19
2
-9
/
+346
*
Add fibonacci tests and fix bugs
Richard Qin
2026-03-18
2
-6
/
+68
*
fixed vm_trace bug
Richard Qin
2026-03-18
1
-6
/
+6
*
CPU Core: Assembles a 5-stage pipeline, 4 inter-stage registers, and Hazard Unit
Richard Qin
2026-03-18
4
-8
/
+696
*
Hazard unit and tests
Richard Qin
2026-03-18
2
-0
/
+294
*
test(core): fix WB stage tests after naming and logic refactor
Richard Qin
2026-03-17
1
-5
/
+8
*
Write Back stage unit and tests
Richard Qin
2026-03-18
2
-0
/
+124
*
docs: Finalized Richard CPU RTL architectural and naming convention audit rep...
Richard Qin
2026-03-17
6
-3
/
+595
*
Execute Stage unit and tests
Richard Qin
2026-03-17
2
-0
/
+229
*
ID/EX Pipeline Register and tests
Richard Qin
2026-03-17
2
-0
/
+180
*
IF/ID RegFile and tests
Richard Qin
2026-03-17
2
-0
/
+136
*
Instruction Decoder Stage unit and tests
Richard Qin
2026-03-17
2
-0
/
+203
*
Instruction fetching stage unit and test
Richard Qin
2026-03-16
2
-0
/
+120
*
branch unit and test
Richard Qin
2026-03-16
2
-0
/
+109
*
format output
Richard Qin
2026-03-16
3
-13
/
+20
*
expand tests and format output
Richard Qin
2026-03-16
3
-9
/
+124
*
fix naming problems
Richard Qin
2026-03-16
3
-37
/
+37
*
Decoder unit and test
Richard Qin
2026-03-16
2
-9
/
+307
*
Register file unit and test
Richard Qin
2026-03-16
2
-13
/
+112
*
License
Richard Qin
2026-03-15
1
-0
/
+17
*
Add and test alu unit
Richard Qin
2026-03-15
2
-8
/
+75
*
initial commit: project architecture
Richard Qin
2026-03-15
7
-0
/
+135