aboutsummaryrefslogtreecommitdiff
path: root/backend/include/rcc/Target/RISCV/RISCVTarget.h
blob: e005fb8173a1630d4c49cdf8130995e9ebb90c80 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
// SPDX-License-Identifier: GPL-3.0-or-later

#ifndef RCC_TARGET_RISCV_RISCVTARGET_H
#define RCC_TARGET_RISCV_RISCVTARGET_H

#include "rcc/CodeGen/TargetDescription.h"
#include "rcc/Support/Error.h"
#include "rcc/Target/RISCV/RISCVInstructions.h"
#include "rcc/Target/RISCV/RISCVRegisters.h"

#include <cstdint>
#include <memory>
#include <span>
#include <string_view>

namespace rcc::riscv {

struct SchedulingClassInfo final {
  SchedulingClassID ID;
  std::string_view Name;
  std::uint32_t MicroOps = 0;
  std::uint32_t Latency = 0;
};

struct EncodingCategoryInfo final {
  EncodingCategoryID ID;
  std::string_view Name;
  std::uint32_t SizeInBytes = 0;
};

struct AssemblyFormatInfo final {
  AssemblyFormatID ID;
  std::string_view Name;
};

struct AssemblyInstructionInfo final {
  Opcode InstructionOpcode;
  std::string_view Mnemonic;
  AssemblyFormatID Format;
  std::uint32_t Encoding = 0;
};

struct CallingConventionInfo final {
  CallingConvention ID;
  std::string_view Name;
  RegisterClassID IntegerRegisterClass;
  RegisterClassID FloatingRegisterClass;
  std::span<const PhysicalRegister> IntegerArgumentRegisters;
  std::span<const PhysicalRegister> FloatingArgumentRegisters;
  std::span<const PhysicalRegister> IntegerReturnRegisters;
  std::span<const PhysicalRegister> FloatingReturnRegisters;
  std::string_view PreservedMaskName;
  std::uint32_t StackAlignmentBytes = 0;
  std::uint32_t StackArgumentAlignmentBytes = 0;
  std::uint32_t ShadowSpaceBytes = 0;
  bool SupportsVarArgs = false;
  bool SupportsTailCalls = false;
};

[[nodiscard]] Expected<PhysicalRegister> physicalRegister(PhysicalRegisterID ID);
[[nodiscard]] Expected<TargetRegisterInfo> createRegisterInfo();
[[nodiscard]] Expected<TargetMIRTextInfo> createMIRTextInfo();
[[nodiscard]] Expected<TargetDescription> createTargetDescription();
[[nodiscard]] std::shared_ptr<const RegisterMask> createCallPreservedMask();
[[nodiscard]] std::span<const SchedulingClassInfo> schedulingClasses() noexcept;
[[nodiscard]] std::span<const EncodingCategoryInfo> encodingCategories() noexcept;
[[nodiscard]] std::span<const AssemblyFormatInfo> assemblyFormats() noexcept;
[[nodiscard]] std::span<const AssemblyInstructionInfo> assemblyInstructions() noexcept;
[[nodiscard]] const AssemblyInstructionInfo *assemblyInstruction(Opcode InstructionOpcode) noexcept;
[[nodiscard]] std::span<const CallingConventionInfo> callingConventions() noexcept;
[[nodiscard]] const CallingConventionInfo *callingConvention(CallingConvention ID) noexcept;

} // namespace rcc::riscv

#endif // RCC_TARGET_RISCV_RISCVTARGET_H