1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
|
// SPDX-License-Identifier: GPL-3.0-or-later
#include "RISCV.h"
#include "rcc/CodeGen/MacroFusion.h"
#include "rcc/CodeGen/ScheduleDAG.h"
#include "rcc/Target/RISCV/RISCVTarget.h"
#include <array>
#include <cstdint>
#include <memory>
#include <optional>
#include <span>
#include <string>
#include <utility>
#include <vector>
namespace rcc::riscv {
namespace {
#define GET_MACRO_FUSION_RULES
#include "RISCVGenMacroFusion.inc"
class RISCVSchedulingHooks final : public TargetSchedulingHooks {
public:
explicit RISCVSchedulingHooks(const RISCVSubtargetFeatures &Features) {
for (const MacroFusionRule &Rule : generatedMacroFusionRules()) {
if (Features.hasFeature(Rule.Feature))
MacroFusionRules.push_back(Rule);
}
}
[[nodiscard]] Expected<void> mutateScheduleDAG(ScheduleDAG &DAG, const MachineFunction &,
const TargetDescription &Target, ScheduleDAGMode,
bool EmitDebugOutput) const override {
return applyMacroFusion(DAG, MacroFusionRules, Target, EmitDebugOutput);
}
private:
std::vector<MacroFusionRule> MacroFusionRules;
};
enum class Resource : std::uint32_t {
Core = 1,
IntegerALU = 2,
Memory = 3,
Branch = 4,
MultiplyDivide = 5,
FloatingPoint = 6,
System = 7,
};
enum class PressureSet : std::uint32_t {
GPR = 1,
FPR = 2,
};
[[nodiscard]] constexpr ProcessorResourceID resource(Resource Value) noexcept {
return ProcessorResourceID::fromValue(static_cast<std::uint32_t>(Value));
}
[[nodiscard]] constexpr RegisterPressureSetID pressureSet(PressureSet Value) noexcept {
return RegisterPressureSetID::fromValue(static_cast<std::uint32_t>(Value));
}
[[nodiscard]] constexpr RegisterClassID registerClass(RegisterClass Value) noexcept {
return RegisterClassID::fromValue(static_cast<std::uint32_t>(Value));
}
[[nodiscard]] std::vector<SchedulingResourceUse> resourceUses(SchedulingClass Class) {
switch (Class) {
case SchedulingClass::ALU:
case SchedulingClass::COMPRESSED:
return {{resource(Resource::IntegerALU), 1}};
case SchedulingClass::LOAD:
case SchedulingClass::STORE:
return {{resource(Resource::Memory), 1}};
case SchedulingClass::BRANCH:
return {{resource(Resource::Branch), 1}};
case SchedulingClass::SYSTEM:
case SchedulingClass::FENCE:
return {{resource(Resource::System), 1}};
case SchedulingClass::MUL:
return {{resource(Resource::MultiplyDivide), 3}};
case SchedulingClass::DIV:
return {{resource(Resource::MultiplyDivide), 20}};
case SchedulingClass::ATOMIC:
return {{resource(Resource::Memory), 4}, {resource(Resource::System), 1}};
case SchedulingClass::FP_ADD:
case SchedulingClass::FP_MUL:
case SchedulingClass::FP_CONVERT:
return {{resource(Resource::FloatingPoint), 4}};
case SchedulingClass::FP_DIV:
case SchedulingClass::FP_SQRT:
return {{resource(Resource::FloatingPoint), 20}};
case SchedulingClass::None:
return {};
}
return {};
}
[[nodiscard]] TargetSchedulingModelDesc createDescription(const TargetSchedulingHooks &Hooks) {
TargetSchedulingModelDesc Description;
Description.IssueWidth = 2;
Description.DispatchLimit = 2;
Description.ProcessorResources = {
{resource(Resource::Core), "core", 2, std::nullopt},
{resource(Resource::IntegerALU), "integer-alu", 2, resource(Resource::Core)},
{resource(Resource::Memory), "memory", 1, resource(Resource::Core)},
{resource(Resource::Branch), "branch", 1, resource(Resource::Core)},
{resource(Resource::MultiplyDivide), "multiply-divide", 1, resource(Resource::Core)},
{resource(Resource::FloatingPoint), "floating-point", 1, resource(Resource::Core)},
{resource(Resource::System), "system", 1, resource(Resource::Core)},
};
for (const SchedulingClassInfo &Class : schedulingClasses()) {
SchedulingClassModelDesc Model{
.ID = Class.ID,
.Name = std::string(Class.Name),
.MicroOps = Class.MicroOps,
.Latency = Class.Latency,
.Resources = resourceUses(static_cast<SchedulingClass>(Class.ID.value())),
.WriteLatencies = {},
.ReadAdvances = {},
};
Model.WriteLatencies.push_back({0, Class.Latency});
switch (static_cast<SchedulingClass>(Class.ID.value())) {
case SchedulingClass::ALU:
Model.ReadAdvances = {
{1, SchedulingClassID::fromValue(static_cast<std::uint32_t>(SchedulingClass::LOAD)), 1},
{2, SchedulingClassID::fromValue(static_cast<std::uint32_t>(SchedulingClass::LOAD)), 1},
};
break;
default:
break;
}
Description.SchedulingClasses.push_back(std::move(Model));
}
Description.PressureSets = {
{pressureSet(PressureSet::GPR),
"gpr",
{registerClass(RegisterClass::GPR), registerClass(RegisterClass::GPRC),
registerClass(RegisterClass::GPR_NX0), registerClass(RegisterClass::GPR_NX0_NX2),
registerClass(RegisterClass::GPRJALRNonX7)},
27},
{pressureSet(PressureSet::FPR),
"fpr",
{registerClass(RegisterClass::FPR64), registerClass(RegisterClass::FPR64C),
registerClass(RegisterClass::FPR32), registerClass(RegisterClass::FPR32C)},
32},
};
Description.Hooks = &Hooks;
return Description;
}
} // namespace
std::unique_ptr<TargetSchedulingHooks>
createSchedulingHooks(const RISCVSubtargetFeatures &Features) {
return std::make_unique<RISCVSchedulingHooks>(Features);
}
Expected<TargetSchedulingModel> createSchedulingModel(const TargetSchedulingHooks &Hooks) {
return TargetSchedulingModel::create(createDescription(Hooks));
}
} // namespace rcc::riscv
|
