1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
|
// Richard CPU
// Copyright (C) 2026 Richard Qin
// This program is free software: you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation, either version 3 of the License, or
// (at your option) any later version.
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
// GNU General Public License for more details.
// You should have received a copy of the GNU General Public License
// along with this program. If not, see <https://www.gnu.org/licenses/>.
// File path: rtl/core/hazard_unit.sv
// Description: Hazard Control Unit
// Handles data hazards (forwarding, Load-Use stalls), control hazards
// (branch misprediction flushes), and memory stalls (D-Cache misses).
module hazard_unit
import rv64_pkg::*;
(
// -----------------------
// Inputs from ID Stage (for Load-Use detection)
// -----------------------
input logic [4:0] id_rs1_addr,
input logic [4:0] id_rs2_addr,
// -----------------------
// Inputs from EX Stage (ID/EX register outputs)
// -----------------------
input logic [4:0] ex_rs1_addr,
input logic [4:0] ex_rs2_addr,
input logic [4:0] ex_rd_addr,
input logic ex_reg_write_en,
input logic ex_is_load,
input logic ex_is_csr,
input logic ex_branch_taken,
input logic [XLEN-1:0] ex_branch_target,
// -----------------------
// Inputs from MEM Stage (EX/MEM register outputs)
// -----------------------
input logic [4:0] mem_rd_addr,
input logic mem_reg_write_en,
input logic mem_result_late,
input logic mem_is_csr,
input logic mem_stall_req, // D-Cache miss or memory busy
// -----------------------
// Trap Controller Inputs
// -----------------------
input logic trap_flush_req,
input logic trap_pc_sel,
input logic [XLEN-1:0] trap_target_pc,
// -----------------------
// Inputs from WB Stage (MEM/WB register outputs)
// -----------------------
input logic [4:0] wb_rd_addr,
input logic wb_reg_write_en,
// -----------------------
// Outputs: EX-stage operand forwarding mux selects
// -----------------------
// 00: no forward (use regfile), 01: forward from MEM, 10: forward from WB
output logic [1:0] forward_a_sel,
output logic [1:0] forward_b_sel,
// -----------------------
// Outputs: Pipeline stall and flush controls
// -----------------------
output logic if_stall_en,
output logic if_id_stall_en,
output logic id_ex_stall_en,
output logic ex_mem_stall_en,
output logic if_id_flush_en,
output logic id_ex_flush_en,
// -----------------------
// Outputs: IF-stage PC redirect controls
// -----------------------
output logic pc_redirect_sel,
output logic [XLEN-1:0] pc_redirect_target,
output logic pc_redirect_is_trap
);
// -----------------------
// Data Forwarding (EX-stage operand bypass)
// -----------------------
// Forwarding resolves RAW hazards by routing results from
// MEM or WB back to the EX ALU inputs. We compare EX-stage
// source register addresses (the instruction currently in EX)
// against the destination registers of instructions in MEM/WB.
//
// Priority: MEM > WB (MEM result is more recent).
// Operand A (ex_rs1_addr)
always_comb begin
if (mem_reg_write_en && !mem_result_late && (mem_rd_addr != 5'b0) && (mem_rd_addr == ex_rs1_addr)) begin
forward_a_sel = 2'b01; // Forward from MEM stage
end else if (wb_reg_write_en && (wb_rd_addr != 5'b0) && (wb_rd_addr == ex_rs1_addr)) begin
forward_a_sel = 2'b10; // Forward from WB stage
end else begin
forward_a_sel = 2'b00; // No forwarding
end
end
// Operand B (ex_rs2_addr)
always_comb begin
if (mem_reg_write_en && !mem_result_late && (mem_rd_addr != 5'b0) && (mem_rd_addr == ex_rs2_addr)) begin
forward_b_sel = 2'b01; // Forward from MEM stage
end else if (wb_reg_write_en && (wb_rd_addr != 5'b0) && (wb_rd_addr == ex_rs2_addr)) begin
forward_b_sel = 2'b10; // Forward from WB stage
end else begin
forward_b_sel = 2'b00; // No forwarding
end
end
// -----------------------
// Load-Use Hazard Detection
// -----------------------
// If the instruction in EX is a load, and the instruction in
// ID reads from the load's destination, we must stall for 1
// cycle because the load data is not available until MEM.
logic load_use_stall;
assign load_use_stall = ex_is_load && (ex_rd_addr != 5'b0) &&
((ex_rd_addr == id_rs1_addr) || (ex_rd_addr == id_rs2_addr));
logic csr_use_stall;
assign csr_use_stall = ((ex_is_csr && ex_reg_write_en && (ex_rd_addr != 5'b0) &&
((ex_rd_addr == id_rs1_addr) || (ex_rd_addr == id_rs2_addr))) ||
(mem_is_csr && mem_reg_write_en && (mem_rd_addr != 5'b0) &&
((mem_rd_addr == id_rs1_addr) || (mem_rd_addr == id_rs2_addr))));
// -----------------------
// PC Redirect Selection (Trap has top priority)
// -----------------------
always_comb begin
pc_redirect_sel = 1'b0;
pc_redirect_target = '0;
pc_redirect_is_trap = 1'b0;
if (trap_pc_sel) begin
pc_redirect_sel = 1'b1;
pc_redirect_target = trap_target_pc;
pc_redirect_is_trap = 1'b1;
end else if (ex_branch_taken) begin
pc_redirect_sel = 1'b1;
pc_redirect_target = ex_branch_target;
end
end
// -----------------------
// Stall and Flush Signal Generation
// -----------------------
always_comb begin
// Defaults: no stalls, no flushes
if_stall_en = 1'b0;
if_id_stall_en = 1'b0;
id_ex_stall_en = 1'b0;
ex_mem_stall_en = 1'b0;
if_id_flush_en = 1'b0;
id_ex_flush_en = 1'b0;
if (trap_flush_req) begin
if_id_flush_en = 1'b1;
id_ex_flush_en = 1'b1;
end else begin
// (1) Memory stall (D-Cache miss): freeze the entire pipeline
if (mem_stall_req) begin
if_stall_en = 1'b1;
if_id_stall_en = 1'b1;
id_ex_stall_en = 1'b1;
ex_mem_stall_en = 1'b1;
end
// (2) Value-use stall: freeze IF and IF/ID, insert bubble into ID/EX.
// Loads and CSR reads both produce their register result after EX.
if ((load_use_stall || csr_use_stall) && !mem_stall_req) begin
if_stall_en = 1'b1;
if_id_stall_en = 1'b1;
id_ex_flush_en = 1'b1;
end
// (3) Branch/jump misprediction: flush IF/ID and ID/EX
// Branch flush overrides load-use stall (the stalled instruction is invalid anyway)
if (ex_branch_taken) begin
if_id_flush_en = 1'b1;
id_ex_flush_en = 1'b1;
// Cancel load-use stall if branch is also taken
if_stall_en = 1'b0;
if_id_stall_en = 1'b0;
end
end
end
endmodule
|
