aboutsummaryrefslogtreecommitdiff
path: root/backend/include/rcc/CodeGen
Commit message (Expand)AuthorAgeFilesLines
* [CodeGen] Implement reaching-def analysis printingRichard-Qin-X2026-08-262-0/+65
* [CodeGen] Implement the greedy register allocator pipelineRichard-Qin-X2026-08-252-5/+16
* [RISCV] Implement make-compressible passRichard-Qin-X2026-08-251-0/+1
* [CodeGen] Implement RISC-V machine outliningRichard-Qin-X2026-08-251-0/+97
* [CodeGen] Implement CFI instruction insertionRichard-Qin-X2026-08-242-0/+35
* [RISCV] Match LLVM emergency spill layoutRichard-Qin-X2026-08-243-5/+15
* [CodeGen] Match LLVM machine combiner semanticsRichard-Qin-X2026-08-242-46/+6
* [CodeGen] Implement RISC-V peephole branch optimizationRichard-Qin-X2026-08-242-0/+35
* [CodeGen] Match LLVM machine debug strippingRichard-Qin-X2026-08-222-0/+18
* [CodeGen] Generate RISC-V macro fusion rulesRichard-Qin-X2026-08-227-7/+96
* [CodeGen] Remove RCC fallthrough normalizationRichard-Qin-X2026-08-191-27/+0
* [CodeGen] Unify LLVM branch folding pipelineRichard-Qin-X2026-08-192-39/+1
* [CodeGen] Remove unsupported post-frame combinerRichard-Qin-X2026-08-191-1/+0
* [CodeGen] Remove unsupported pre-PEI pseudo expansionRichard-Qin-X2026-08-193-16/+0
* [GlobalISel] Generate prelegalizer combiner rulesRichard-Qin-X2026-08-192-0/+65
* [RISCV][GlobalISel] Select and expand global addressesRichard-Qin-X2026-08-196-1/+31
* [RISCV][GlobalISel] Generate integer load selectionRichard-Qin-X2026-08-191-0/+1
* [RISCV][GlobalISel] Match floating comparisonsRichard-Qin-X2026-08-191-0/+1
* [RISCV][GlobalISel] Generate conditional branch selectionRichard-Qin-X2026-08-171-0/+1
* [RISCV][GlobalISel] Generate integer extension selectionsRichard-Qin-X2026-08-171-0/+6
* [RISCV][GlobalISel] Generate shift selectionsRichard-Qin-X2026-08-162-3/+28
* [RISCV][GlobalISel] Generate integer comparisonsRichard-Qin-X2026-08-162-2/+32
* [RISCV][GlobalISel] Select comparisons against zeroRichard-Qin-X2026-08-161-0/+5
* tablegen: Generate GlobalISel match tablesRichard-Qin-X2026-08-162-2/+72
* [GlobalISel] Propagate no-fp-except flagsRichard-Qin-X2026-08-161-0/+10
* [GlobalISel] Lower inline memory copiesRichard-Qin-X2026-08-151-0/+1
* [GlobalISel] Legalize scalar memory operationsRichard-Qin-X2026-08-151-0/+6
* [GlobalISel] Legalize saturating arithmeticRichard-Qin-X2026-08-151-0/+3
* [GlobalISel] Legalize multiply with overflowRichard-Qin-X2026-08-151-0/+3
* [GlobalISel] Legalize multi-precision multiplicationRichard-Qin-X2026-08-151-0/+7
* [GlobalISel] Lower funnel shiftsRichard-Qin-X2026-08-151-0/+1
* [RISCV][GlobalISel] Legalize floating-point remainderRichard-Qin-X2026-08-154-6/+20
* [GlobalISel] Lower stack operationsRichard-Qin-X2026-08-152-5/+30
* [GlobalISel] Legalize scalar PHI operationsRichard-Qin-X2026-08-151-0/+2
* [RISCV][GlobalISel] Legalize scalar bit count operationsRichard-Qin-X2026-08-152-0/+3
* [GlobalISel] Lower byte-swap operationsRichard-Qin-X2026-08-151-0/+1
* [GlobalISel] Lower combined division and remainderRichard-Qin-X2026-08-151-0/+1
* [GlobalISel] Lower integer operations to libcallsRichard-Qin-X2026-08-153-7/+22
* [GlobalISel] Lower integer rotate operationsRichard-Qin-X2026-08-151-0/+1
* [GlobalISel] Preserve worklists when moving CSE instructionsRichard-Qin-X2026-08-151-0/+3
* [GlobalISel] Lower three-way integer comparisonsRichard-Qin-X2026-08-151-0/+1
* [GlobalISel] Lower integer min/max operationsRichard-Qin-X2026-08-151-0/+1
* [GlobalISel] Legalize scalar pointer castsRichard-Qin-X2026-08-151-0/+3
* [GlobalISel] Narrow scalar shiftsRichard-Qin-X2026-08-151-0/+30
* [GlobalISel] Narrow scalar selectsRichard-Qin-X2026-08-151-0/+2
* [GlobalISel] Narrow scalar bitwise operationsRichard-Qin-X2026-08-151-0/+2
* [GlobalISel] Match LLVM CSE builder result semanticsRichard-Qin-X2026-08-1510-62/+320
* [GlobalISel] Legalize G_ABDS and G_ABDURichard-Qin-X2026-08-142-0/+6
* [GlobalISel] Legalize G_ABSRichard-Qin-X2026-08-145-21/+32
* [RISCV] Legalize va_copy intrinsicsRichard-Qin-X2026-08-141-43/+36
generated by cgit v1.2.3 (git 2.46.0) at 2026-10-29 08:42:23 +0000