aboutsummaryrefslogtreecommitdiff
path: root/backend/include/rcc/Target
Commit message (Expand)AuthorAgeFilesLines
* [MC] Implement RV64GC assembly emissionRichard-Qin-X2026-08-093-0/+133
* [CodeGen] Implement machine optimization and schedulingRichard-Qin-X2026-08-091-0/+12
* [CodeGen] Implement RV64GC frame loweringRichard-Qin-X2026-08-091-0/+2
* [CodeGen] Complete register allocation infrastructureRichard-Qin-X2026-08-091-0/+2
* [CodeGen] Implement machine SSA exitRichard-Qin-X2026-08-081-0/+1
* [CodeGen] Implement RV64GC legalization and instruction selectionRichard-Qin-X2026-08-081-0/+16
* [CodeGen] Complete machine pass and ABI lowering infrastructureRichard-Qin-X2026-08-071-0/+43
* [RISCV] Complete RV64GC instruction descriptionRichard-Qin-X2026-08-071-2/+53
* [RISCV] Add generated RV64GC register descriptionRichard-Qin-X2026-08-071-0/+23