aboutsummaryrefslogtreecommitdiff
path: root/backend/lib/CodeGen
Commit message (Expand)AuthorAgeFilesLines
* [CodeGen] Match LLVM machine copy propagationRichard-Qin-X2026-08-133-142/+135
* [CodeGen] Match LLVM branch relaxation semanticsRichard-Qin-X2026-08-131-12/+4
* [RISCV] Match LLVM register bank mappingsRichard-Qin-X2026-08-132-36/+214
* [MIR] Omit predictable successors in simplified outputRichard-Qin-X2026-08-132-24/+69
* [CodeGen] Preserve LLT annotations on generic opcodesRichard-Qin-X2026-08-131-2/+3
* [CodeGen] Derive quality inputs from source listRichard-Qin-X2026-08-131-163/+12
* [MIR] Qualify pointer iteratorsRichard-Qin-X2026-08-131-3/+3
* [CodeGen] Reuse register diagnostic formattingRichard-Qin-X2026-08-131-2/+1
* [Support] Centralize error context handlingRichard-Qin-X2026-08-1328-234/+112
* [CodeGen] Remove the unused property queryRichard-Qin-X2026-08-131-4/+0
* [IR] Split LL parsing, assembly writing, and data layoutRichard-Qin-X2026-08-136-903/+40
* [Support] Split APInt and APFloat ownershipRichard-Qin-X2026-08-137-296/+22
* [CodeGen] Align MIR parser and printer ownershipRichard-Qin-X2026-08-136-0/+10539
* [CodeGen] Align pass manager ownershipRichard-Qin-X2026-08-1339-659/+268
* [CodeGen] Split machine liveness componentsRichard-Qin-X2026-08-1338-1195/+1310
* [CodeGen] Split PHI elimination and two-address rewritingRichard-Qin-X2026-08-133-484/+630
* [RISCV] Split the GlobalISel target componentsRichard-Qin-X2026-08-123-7/+5
* [GlobalISel] Split the generic pipeline componentsRichard-Qin-X2026-08-126-747/+948
* [RISCV] Consolidate instruction behavior in RISCVInstrInfoRichard-Qin-X2026-08-127-29/+26
* [CodeGen] Add TargetInstrInfo ownershipRichard-Qin-X2026-08-129-21/+33
* [Tooling] Complete the LLVM MIR command-line contractRichard-Qin-X2026-08-126-5/+242
* [Tooling] Adopt LLVM MIR command-line spellingsRichard-Qin-X2026-08-122-11/+25
* [CodeGen] Verify local physical live-insRichard-Qin-X2026-08-121-3/+73
* [CodeGen] Allow dynamic implicit operands on copiesRichard-Qin-X2026-08-121-1/+1
* [MIR] Remove alternate layout and float APIsRichard-Qin-X2026-08-121-1/+0
* [CodeGen] Allow narrow atomic RMW memory typesRichard-Qin-X2026-08-121-1/+1
* [CodeGen] Preserve variable-sized stack object offsetsRichard-Qin-X2026-08-121-6/+2
* [RISCV] Legalize G_VAARGRichard-Qin-X2026-08-121-22/+4
* [RISCV] Legalize llvm.va_copyRichard-Qin-X2026-08-121-0/+1
* [CodeGen] Track reserved register defs preciselyRichard-Qin-X2026-08-122-9/+8
* [RISCV] Model FFLAGS accessesRichard-Qin-X2026-08-121-1/+10
* [CodeGen] Accept pointer comparisons in G_ICMPRichard-Qin-X2026-08-121-4/+12
* [CodeGen] Treat reserved registers as always liveRichard-Qin-X2026-08-111-0/+11
* [CodeGen] Accept conservative physical live-insRichard-Qin-X2026-08-111-2/+2
* [CodeGen] Remove redundant numeric call-site IDsRichard-Qin-X2026-08-111-10/+9
* [CodeGen] Revisit instructions invalidated by legalizationRichard-Qin-X2026-08-111-12/+11
* [RISCV] Legalize narrow atomic compare exchangeRichard-Qin-X2026-08-111-2/+2
* [MIR] Parse one-ordering compare-exchange MMOsRichard-Qin-X2026-08-111-3/+4
* [RISCV] Legalize fixed-baseline RV64 MachineIRRichard-Qin-X2026-08-112-26/+76
* [MIR] Accept fixed-baseline LLVM syntaxRichard-Qin-X2026-08-1110-73/+165
* [Tooling] Complete backend tooling and validationRichard-Qin-X2026-08-1022-124/+573
* [MC] Implement RV64GC object emissionRichard-Qin-X2026-08-093-4/+14
* [MC] Implement RV64GC assembly emissionRichard-Qin-X2026-08-094-0/+371
* [CodeGen] Implement machine optimization and schedulingRichard-Qin-X2026-08-0932-1/+8164
* [CodeGen] Implement RV64GC frame loweringRichard-Qin-X2026-08-0912-7/+551
* [CodeGen] Complete register allocation infrastructureRichard-Qin-X2026-08-0922-78/+2575
* [CodeGen] Implement machine liveness analysisRichard-Qin-X2026-08-096-32/+1931
* [CodeGen] Implement machine SSA exitRichard-Qin-X2026-08-088-49/+1597
* [CodeGen] Implement RV64GC legalization and instruction selectionRichard-Qin-X2026-08-082-0/+619
* [CodeGen] Complete machine pass and ABI lowering infrastructureRichard-Qin-X2026-08-076-0/+4100
generated by cgit v1.2.3 (git 2.46.0) at 2026-10-29 11:32:44 +0000