aboutsummaryrefslogtreecommitdiff
path: root/backend/lib/Target/RISCV
Commit message (Expand)AuthorAgeFilesLines
* [CodeGen] Remove redundant numeric call-site IDsRichard-Qin-X2026-08-114-20/+5
* [RISCV] Match LLVM call-frame pseudo semanticsRichard-Qin-X2026-08-114-74/+33
* [RISCV] Use canonical copies for full ABI valuesRichard-Qin-X2026-08-111-4/+10
* [RISCV] Lower multiply without M through libcallsRichard-Qin-X2026-08-111-3/+123
* [RISCV] Accept generic scalars in call loweringRichard-Qin-X2026-08-111-3/+2
* [RISCV] Honor invocation subtarget featuresRichard-Qin-X2026-08-114-7/+130
* [RISCV] Fold narrow binary artifact chainsRichard-Qin-X2026-08-111-15/+49
* [RISCV] Preserve folded constant placementRichard-Qin-X2026-08-111-0/+18
* [RISCV] Reuse compare operand extensionsRichard-Qin-X2026-08-111-0/+28
* [RISCV] Legalize integer compares to RV64 containersRichard-Qin-X2026-08-111-4/+151
* [RISCV] Preserve live constants when folding extensionsRichard-Qin-X2026-08-111-2/+3
* [RISCV] Lower cmpxchg with successRichard-Qin-X2026-08-111-0/+94
* [RISCV] Preserve narrow cmpxchg results when wideningRichard-Qin-X2026-08-111-2/+3
* [RISCV] Legalize narrow atomic compare exchangeRichard-Qin-X2026-08-111-0/+140
* [RISCV] Legalize fixed-baseline RV64 MachineIRRichard-Qin-X2026-08-119-32/+2824
* [Tooling] Complete backend tooling and validationRichard-Qin-X2026-08-102-0/+166
* [MC] Implement RV64GC object emissionRichard-Qin-X2026-08-097-25/+1983
* [MC] Implement RV64GC assembly emissionRichard-Qin-X2026-08-094-1/+1522
* [CodeGen] Implement machine optimization and schedulingRichard-Qin-X2026-08-099-33/+1693
* [CodeGen] Implement RV64GC frame loweringRichard-Qin-X2026-08-093-0/+2106
* [CodeGen] Complete register allocation infrastructureRichard-Qin-X2026-08-093-11/+293
* [CodeGen] Implement machine SSA exitRichard-Qin-X2026-08-081-0/+199
* [CodeGen] Implement RV64GC legalization and instruction selectionRichard-Qin-X2026-08-082-0/+3243
* [CodeGen] Complete machine pass and ABI lowering infrastructureRichard-Qin-X2026-08-072-0/+1477
* [RISCV] Complete RV64GC instruction descriptionRichard-Qin-X2026-08-073-9/+3065
* [RISCV] Add generated RV64GC register descriptionRichard-Qin-X2026-08-073-0/+402
generated by cgit v1.2.3 (git 2.46.0) at 2026-10-29 20:17:15 +0000