| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | [TableGen] Split the target description generator | Richard-Qin-X | 2026-08-13 | 1 | -110/+0 |
| | | |||||
| * | [CodeGen] Complete register allocation infrastructure | Richard-Qin-X | 2026-08-09 | 1 | -3/+8 |
| | | |||||
| * | [RISCV] Complete RV64GC instruction description | Richard-Qin-X | 2026-08-07 | 1 | -7/+15 |
| | | |||||
| * | [RISCV] Add generated RV64GC register description | Richard-Qin-X | 2026-08-07 | 1 | -0/+97 |
| Add an RCC-owned build-time target description generator and the initial RV64GC register model. Keep ABI aliases separate from canonical MIR register spelling. | |||||
 |
index : rcc-project | |
| An optimizing compiler for C. |
| aboutsummaryrefslogtreecommitdiff |