| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | [CodeGen] Unify scalar low-level types | Richard-Qin-X | 2026-08-13 | 1 | -2/+2 |
| | | |||||
| * | [CodeGen] Avoid unchecked memory alignment access | Richard-Qin-X | 2026-08-13 | 1 | -2/+2 |
| | | |||||
| * | [MIR] Parse one-ordering compare-exchange MMOs | Richard-Qin-X | 2026-08-11 | 1 | -0/+5 |
| | | |||||
| * | [MIR] Accept fixed-baseline LLVM syntax | Richard-Qin-X | 2026-08-11 | 1 | -0/+35 |
| | | |||||
| * | [CodeGen] Add machine IR value semantics | Richard-Qin-X | 2026-08-01 | 1 | -0/+187 |
| Add strongly typed machine indices, lane masks, instruction flags, fixed-point branch probabilities, and preserved-register masks. Model immutable machine memory operands with explicit base identity, size, alignment, address space, alias information, and validated atomic operation and ordering rules. Cover normal, boundary, and invalid combinations in standalone tests. | |||||
