summaryrefslogtreecommitdiff
path: root/na/arch/riscv/include
Commit message (Expand)AuthorAgeFilesLines
* refactor: promote new architecture to repository rootRichard Qin2026-07-1016-1105/+0
* feat: establish bootable new architecture checkpointRichard Qin2026-07-1013-4/+490
* feat: add exception table implementation with binary search and initializationRichard Qin2026-05-131-0/+55
* feat: add support for Copy-On-Write in SV39 page table managementRichard Qin2026-05-131-0/+5
* feat: add relocation header and implementation for RISC-V architectureRichard Qin2026-05-131-1/+46
* feat: implement KASLR support and runtime address mapping for RISC-V architec...Richard Qin2026-05-031-6/+34
* feat: implement hardware random number generation and early PRNG initializationRichard Qin2026-05-021-0/+27
* feat: add RISC-V configuration and memory management enhancementsRichard Qin2026-05-022-4/+9
* feat: update UART handling and memory management parameters for improved func...Richard Qin2026-05-021-4/+0
* feat: add SBI interface with ecall and timer functions for RISC-V architectureRichard Qin2026-05-021-0/+39
* feat: add timer interrupt enable/disable functions for RISC-V architectureRichard Qin2026-05-021-0/+15
* feat: implement SV39 page table interface and operations for RISC-V architectureRichard Qin2026-04-211-0/+42
* feat: add RISC-V architecture configuration header with memory layout constantsRichard Qin2026-04-211-0/+28
* feat: add initial RISC-V architecture support and core kernel functionalityRichard Qin2026-04-175-0/+334
generated by cgit v1.2.3 (git 2.46.0) at 2026-10-29 02:24:13 +0000