aboutsummaryrefslogtreecommitdiff
path: root/backend/include/rcc/Target/RISCV/RISCVCodeGen.h
Commit message (Collapse)AuthorAgeFilesLines
* [RISCV] Split the GlobalISel target componentsRichard-Qin-X2026-08-121-36/+0
|
* [GlobalISel] Split the generic pipeline componentsRichard-Qin-X2026-08-121-6/+7
|
* [RISCV] Consolidate instruction behavior in RISCVInstrInfoRichard-Qin-X2026-08-121-3/+0
|
* [CodeGen] Add TargetInstrInfo ownershipRichard-Qin-X2026-08-121-2/+2
|
* [RISCV] Honor invocation subtarget featuresRichard-Qin-X2026-08-111-0/+5
|
* [CodeGen] Implement machine optimization and schedulingRichard-Qin-X2026-08-091-0/+12
|
* [CodeGen] Implement RV64GC frame loweringRichard-Qin-X2026-08-091-0/+2
|
* [CodeGen] Complete register allocation infrastructureRichard-Qin-X2026-08-091-0/+2
|
* [CodeGen] Implement machine SSA exitRichard-Qin-X2026-08-081-0/+1
|
* [CodeGen] Implement RV64GC legalization and instruction selectionRichard-Qin-X2026-08-081-0/+16