aboutsummaryrefslogtreecommitdiff
path: root/backend/unittests/Target/RISCVRegisterAllocationTest.cpp
Commit message (Collapse)AuthorAgeFilesLines
* [CodeGen] Unify scalar low-level typesRichard-Qin-X2026-08-131-4/+5
|
* [RISCV] Use the generated opcode conversionRichard-Qin-X2026-08-131-14/+18
|
* [CodeGen] Align pass manager ownershipRichard-Qin-X2026-08-131-3/+3
|
* [CodeGen] Split machine liveness componentsRichard-Qin-X2026-08-131-1/+2
|
* [RISCV] Split the GlobalISel target componentsRichard-Qin-X2026-08-121-1/+1
|
* [RISCV] Model typed floating-point register viewsRichard-Qin-X2026-08-111-4/+4
|
* [CodeGen] Implement RV64GC frame loweringRichard-Qin-X2026-08-091-0/+42
|
* [CodeGen] Complete register allocation infrastructureRichard-Qin-X2026-08-091-0/+491