aboutsummaryrefslogtreecommitdiff
path: root/backend/unittests/Target/RISCVTargetTest.cpp
Commit message (Expand)AuthorAgeFilesLines
* [RISCV] Accept symbolic low operands in loads and storesRichard-Qin-X2026-08-121-0/+32
* [RISCV] Allow frame indices in ADDIRichard-Qin-X2026-08-121-4/+5
* [RISCV] Model dynamic rounding-mode stateRichard-Qin-X2026-08-121-7/+15
* [RISCV] Model FFLAGS accessesRichard-Qin-X2026-08-121-4/+11
* [RISCV] Describe the GPR select pseudoRichard-Qin-X2026-08-121-1/+1
* [RISCV] Model target-specific generic opcodesRichard-Qin-X2026-08-121-1/+1
* [RISCV] Support absolute address operand flagsRichard-Qin-X2026-08-121-3/+5
* [RISCV] Model typed floating-point register viewsRichard-Qin-X2026-08-111-13/+27
* [RISCV] Add LP64 calling-convention factsRichard-Qin-X2026-08-111-10/+20
* [RISCV] Derive the generated instruction count in testsRichard-Qin-X2026-08-111-1/+5
* [CodeGen] Implement machine optimization and schedulingRichard-Qin-X2026-08-091-2/+2
* [RISCV] Complete RV64GC instruction descriptionRichard-Qin-X2026-08-071-2/+95
* [RISCV] Add generated RV64GC register descriptionRichard-Qin-X2026-08-071-0/+109
generated by cgit v1.2.3 (git 2.46.0) at 2026-10-29 15:09:52 +0000