aboutsummaryrefslogtreecommitdiff
path: root/backend/include/rcc/CodeGen/TargetCodeGen.h
diff options
context:
space:
mode:
authorRichard-Qin-X <richard.qin.001@gmail.com>2026-08-12 21:35:21 +0800
committerRichard-Qin-X <richard.qin.001@gmail.com>2026-08-12 21:35:21 +0800
commitf8daf08aba1f09c3024a70d3426891112d1662a2 (patch)
treedaf3a5e309e41c3bef92efdb496806061d2a2c02 /backend/include/rcc/CodeGen/TargetCodeGen.h
parent8721893d3ba605f5374d9c0c7987af6110355638 (diff)
downloadrcc-project-f8daf08aba1f09c3024a70d3426891112d1662a2.tar.gz
rcc-project-f8daf08aba1f09c3024a70d3426891112d1662a2.tar.xz
[RISCV] Consolidate instruction behavior in RISCVInstrInfo
Diffstat (limited to 'backend/include/rcc/CodeGen/TargetCodeGen.h')
-rw-r--r--backend/include/rcc/CodeGen/TargetCodeGen.h38
1 files changed, 0 insertions, 38 deletions
diff --git a/backend/include/rcc/CodeGen/TargetCodeGen.h b/backend/include/rcc/CodeGen/TargetCodeGen.h
index 34a6de4..65f65a4 100644
--- a/backend/include/rcc/CodeGen/TargetCodeGen.h
+++ b/backend/include/rcc/CodeGen/TargetCodeGen.h
@@ -3,20 +3,14 @@
#ifndef RCC_CODEGEN_TARGETCODEGEN_H
#define RCC_CODEGEN_TARGETCODEGEN_H
-#include "rcc/CodeGen/MachineIRTypes.h"
-#include "rcc/CodeGen/Register.h"
#include "rcc/Support/Error.h"
-#include <cstddef>
#include <cstdint>
-#include <optional>
namespace rcc {
class MachineFunction;
-class MachineBasicBlock;
class MachineInstr;
-class MachineRegisterInfo;
class TargetDescription;
struct VirtualRegisterInfo;
@@ -96,38 +90,6 @@ public:
}
};
-class TargetSSAInfo {
-public:
- virtual ~TargetSSAInfo() = default;
-
- [[nodiscard]] virtual Expected<bool> isFallthroughEdge(const MachineBasicBlock &From,
- const MachineBasicBlock &To,
- const MachineFunction &Function,
- const TargetDescription &Target) const = 0;
-
- [[nodiscard]] virtual Expected<bool>
- rewriteBranchTarget(MachineBasicBlock &Block, MachineBasicBlock &OldTarget,
- MachineBasicBlock &NewTarget, MachineFunction &Function,
- const TargetDescription &Target) const = 0;
-
- [[nodiscard]] virtual Expected<void>
- insertUnconditionalBranch(MachineBasicBlock &Block, MachineBasicBlock &Target,
- MachineFunction &Function,
- const TargetDescription &TargetDescription) const = 0;
-
- [[nodiscard]] virtual Expected<void> validateCopy(Register Destination,
- SubRegIndex DestinationSubReg, Register Source,
- SubRegIndex SourceSubReg,
- const MachineFunction &Function,
- const TargetDescription &Target) const = 0;
-
- [[nodiscard]] virtual Expected<bool> tryConvertToThreeAddress(MachineInstr &, std::size_t,
- std::size_t, MachineFunction &,
- const TargetDescription &) const {
- return false;
- }
-};
-
} // namespace rcc
#endif // RCC_CODEGEN_TARGETCODEGEN_H